Skip to content

[SYCL][UR][L0] First version of UR L0 adapter#8744

Merged
againull merged 50 commits intointel:syclfrom
jandres742:url0
May 26, 2023
Merged

[SYCL][UR][L0] First version of UR L0 adapter#8744
againull merged 50 commits intointel:syclfrom
jandres742:url0

Conversation

@jandres742
Copy link
Contributor

@jandres742 jandres742 commented Mar 23, 2023

Signed-off-by: Jaime Arteaga jaime.a.arteaga.molina@intel.com
Signed-off-by: Brandon Yates brandon.yates@intel.com
Signed-off-by: Callum Fare callum@codeplay.com

@jandres742 jandres742 temporarily deployed to aws March 23, 2023 06:51 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 23, 2023 23:39 — with GitHub Actions Inactive
@jandres742 jandres742 force-pushed the url0 branch 2 times, most recently from a789054 to daf13db Compare March 24, 2023 00:17
@jandres742 jandres742 temporarily deployed to aws March 24, 2023 00:54 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 24, 2023 01:29 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 24, 2023 08:42 — with GitHub Actions Inactive
@jandres742 jandres742 force-pushed the url0 branch 3 times, most recently from 95607a2 to 4398719 Compare March 27, 2023 00:52
@jandres742 jandres742 temporarily deployed to aws March 27, 2023 00:56 — with GitHub Actions Inactive
@jandres742 jandres742 force-pushed the url0 branch 2 times, most recently from 6d4bea6 to c524deb Compare March 27, 2023 01:01
@jandres742 jandres742 temporarily deployed to aws March 27, 2023 01:05 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 27, 2023 06:49 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 27, 2023 08:02 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 28, 2023 03:21 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 28, 2023 05:25 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 28, 2023 07:34 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 28, 2023 10:27 — with GitHub Actions Inactive
@jandres742 jandres742 changed the title Url0 [SYCL][UR][L0] First version of UR L0 adapter Mar 29, 2023
@jandres742 jandres742 temporarily deployed to aws March 29, 2023 08:19 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws March 29, 2023 11:33 — with GitHub Actions Inactive
Jaime Arteaga and others added 28 commits May 26, 2023 07:32
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#8982

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
* Fix failing device CTS

Signed-off-by: Brandon Yates <brandon.yates@intel.com>
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#9203

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#9243

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#9275

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#9300

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
* Fixes for porting to UR repo (#4)

* Fixes for porting to UR repo

Signed-off-by: Brandon Yates <brandon.yates@intel.com>
pi_bool is uint32_t and ur_bool_t is uint8_t, so to make sure
correct functionality is maintain, use uint32_t as replacement
for pi_bool, instead of ur_bool_t.

Also, add back check for urMemImageCreate that was before in
piMemImageCreate.

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
- Add changes to fix tests after

[SYCL] Add Unified Runtime plugin and route to it with SYCL_PREFER_UR
intel#9232

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Signed-off-by: Brandon Yates <brandon.yates@intel.com>
intel#9442

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
…ke_queue and get_native

intel#8871

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#9503

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#9446

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#9409

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
this to absorb latest changes in queue native handle APIs

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
intel#9555

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Signed-off-by: Brandon Yates <brandon.yates@intel.com>
intel#9610

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
@jandres742
Copy link
Contributor Author

Some CI errors being addressed in
#9628

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

5 participants