Skip to content

[SYCL][UR][L0] Port PI L0 environment variables to UR L0#9300

Merged
aelovikov-intel merged 1 commit intointel:syclfrom
jandres742:urRemovePi
May 8, 2023
Merged

[SYCL][UR][L0] Port PI L0 environment variables to UR L0#9300
aelovikov-intel merged 1 commit intointel:syclfrom
jandres742:urRemovePi

Conversation

@jandres742
Copy link
Contributor

@jandres742 jandres742 commented May 4, 2023

No description provided.

@jandres742 jandres742 force-pushed the urRemovePi branch 3 times, most recently from 001aa9a to fac40fb Compare May 4, 2023 02:33
@jandres742 jandres742 temporarily deployed to aws May 4, 2023 04:05 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws May 4, 2023 06:34 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws May 4, 2023 13:40 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws May 4, 2023 16:44 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws May 4, 2023 22:56 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws May 5, 2023 05:45 — with GitHub Actions Inactive
[SYCL][UR][L0] Port PI L0 environment variables to UR L0
d1cdeba 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
@jandres742 jandres742 temporarily deployed to aws May 5, 2023 21:19 — with GitHub Actions Inactive
@jandres742 jandres742 temporarily deployed to aws May 6, 2023 03:15 — with GitHub Actions Inactive
@jandres742 jandres742 marked this pull request as ready for review May 6, 2023 12:52
@jandres742 jandres742 requested a review from a team as a code owner May 6, 2023 12:52
smaslov-intel
smaslov-intel approved these changes May 6, 2023
View reviewed changes
Copy link
Contributor

@smaslov-intel smaslov-intel left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

We need to start documenting new UR env vars (currently documented here under SYCL):

https://github.com/intel/llvm/blob/sycl/sycl/doc/EnvironmentVariables.md#controlling-dpc-level-zero-plugin
https://github.com/intel/llvm/blob/sycl/sycl/doc/EnvironmentVariables.md#debugging-variables-for-level-zero-plugin

Perhaps this PR is a good time to do so, but I am also OK if this is done in a subsequent PR.

@jandres742
Copy link
Contributor Author

jandres742 commented May 6, 2023

We need to start documenting new UR env vars (currently documented here under SYCL):

https://github.com/intel/llvm/blob/sycl/sycl/doc/EnvironmentVariables.md#controlling-dpc-level-zero-plugin https://github.com/intel/llvm/blob/sycl/sycl/doc/EnvironmentVariables.md#debugging-variables-for-level-zero-plugin

Perhaps this PR is a good time to do so, but I am also OK if this is done in a subsequent PR.

Thanks @smaslov-intel . Good idea. Please see this PR addressing the documentation #9350

@jandres742
Copy link
Contributor Author

jandres742 commented May 8, 2023

@intel/llvm-gatekeepers : could we merget this?

@aelovikov-intel aelovikov-intel merged commit 9cf7ee4 into intel:sycl May 8, 2023
jandres742 pushed a commit to jandres742/llvm that referenced this pull request May 16, 2023
Port Port PI L0 environment variables to UR L0
eb936f6 
intel#9300

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
jandres742 pushed a commit to jandres742/llvm that referenced this pull request May 23, 2023
Port Port PI L0 environment variables to UR L0
6adb8bf 
intel#9300

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
jandres742 pushed a commit to jandres742/llvm that referenced this pull request May 26, 2023
Port Port PI L0 environment variables to UR L0
5eaf7f3 
intel#9300

Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
veselypeta pushed a commit to veselypeta/llvm that referenced this pull request Sep 21, 2023
[SYCL][UR][L0] Port PI L0 environment variables to UR L0 (intel#9300)
6c1c4a7 
Signed-off-by: Jaime Arteaga <jaime.a.arteaga.molina@intel.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

1 more reviewer

@smaslov-intel smaslov-intel smaslov-intel approved these changes

Reviewers whose approvals may not affect merge requirements

Assignees

No one assigned

Labels

None yet

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

3 participants

@jandres742 @smaslov-intel @aelovikov-intel