Article Categories
- All Categories
-
Data Structure
-
Networking
-
RDBMS
-
Operating System
-
Java
-
MS Excel
-
iOS
-
HTML
-
CSS
-
Android
-
Python
-
C Programming
-
C++
-
C#
-
MongoDB
-
MySQL
-
Javascript
-
PHP
-
Economics & Finance
Microprocessor Articles
Page 28 of 42
8086 program to find the min value in a given array
In this program we will see how to find the minimum number in a given array.Problem StatementWrite 8086 Assembly language program to find the minimum number in a given array, which is starts from memory offset 501. The size of the series is stored at memory offset 500. Store the minimum number at memory offset 600.DiscussionAt first we are taking the size of the array from memory offset 500. Then using that size, we are initializing the counter to read and check all the numbers. We are taking the first number into AL, then check each number and compare it ...
Read More8086 program to sort an integer array in ascending order
In this program we will see how to sort array elements in ascending order.Problem StatementWrite 8086 Assembly language program to sort the elements in a given array, which is starts from memory offset 501. The size of the series is stored at memory offset 500.DiscussionHere we are sorting the number in bubble sorting technique. In this sorting technique there will be n passes for n different numbers. In ith pass the ith largest element will be placed at the end. This is comparison based sort. We taking two consecutive numbers, compare them, and then swap them if the numbers are ...
Read More8086 program to transfer a block of 4 bytes by using string instructions
In this program we will see how to transfer a 4-byte block from one location to another location.Problem StatementWrite 8086 Assembly language program to transfer a four-byte block from one memory section to another memory section. The numbers are stored at memory offset 500 – 503.DiscussionHere we are initially setting up the source index register with the source of data blocks, then set the destination index register to store into another block. Then set the Data segment register and Extra Segment register to 0000H. By using MOVSB instruction, the entire block is transferred from one location to another. As the ...
Read MoreComparison of memory-mapped I/O and I/O-mapped I/O
In Memory Mapped Input Output −We allocate a memory address to an Input-Output device.Any instructions related to memory can be accessed by this Input-Output device.The Input-Output device data are also given to the Arithmetic Logical Unit.Input-Output Mapped Input Output −We give an Input-Output address to an Input-Output device.Only IN and OUT instructions are accessed by such devices.The ALU operations are not directly applicable to such Input-Output data.So as a summary we can mention that −I/O is any general-purpose port used by processor/controller to handle peripherals connected to it.I/O mapped I/Os have a separate address space from the memory. So, total ...
Read MoreData transfer schemes in 8085
At the time of executing one 8085 program, interruption can be done in the mid-way by the virtue of the program by an Input Output device. Interruption can be done by the method according to which the processor works, since it wants urgent communication with the processor. The data transfer schemes always want for sending information to the processor, rather receiving information from the 8085 processor. It is so because sending and receiving information in the entire 8085 data transfer scheme process plays a vital role for executing the entire program rather process.The communication is not done directly with the ...
Read MoreStatus check data transfer in 8085
Status check data transfer process is a much more complex process than simple data transfer. We use this method is used when there is lack of accurate knowledge of the Input Output device consisting of the timing characteristics. Status information is received by the processor regarding the readiness of the Input Output device for performing the data transfer. Generally, the processor is involved in the checking of the loop for the device to get ready. The device releases from the loop when the device is ready for use for the execution of the IN or OUT instruction which depends on ...
Read MoreReset_in* and Reset_out pins in 8085
Intel 8085 consists of a RESET_IN* pin which is an active low input pin. We RESET 8085 by placing a logic 0 on this pin at least for 0.5μs, after that the power is supplied to Vcc pin of 8085. Moreover, in practice we place the RESET_IN* in logic 0 state for a few milliseconds. A typical reset circuit which we use in ALS 8085 kit, is shown in the following Fig.The moment when the power supply is switched on, the Vcc pin gets +5V power here the RESET_IN* pin stays in logic 0 state for a time dependency on the ...
Read MoreAction taken by 8085 when INTR pin is activated
We have assumed that the interrupt system gets enabled by using the EI instruction, and the signals which have higher priority are not in active state.In the penultimate clock cycle of the last machine cycle of every instruction, the 8085 senses all the internal interrupt signals.If the INTR internal signal which is at logic 1, the 8085 enters to a machine cycle which is called interrupt acknowledge (INA) machine cycle.The interrupts from the Input Output port gets acknowledged by the 8085 by the activation of INTA* pin in the T2 state of the machine cycle INA where INTA* is a ...
Read MoreRST5.5 and RST6.5 pins in 8085
Both the pins RST5.5 and RST6.5 pins are inputs which are level sensitive. RST6.5 is of higher priority than RST5.5 but the pin RST5.5 is of higher priority than INTR. RST5.5 and RST6.5 have similar functions. The point to be noted that these pins must remain high till the 8085 checks all the internal interrupt signals at the end of the instructions. As we can easily see from the Fig. We activate the RST5.5 and RST6.5 internal interrupt signals if and only if when the external interrupt pins are in logic 1 state;Flip-flop IE is in logic 1 state;SIM instructions ...
Read MoreRST7.5 pin in 8085
RST7.5 pin is an input which is edge-sensitive. Peripherals uses it for sending a pulse, rather than a sustained high level, for the interruption of the processor. Internal to 8085 we have a flip-flop which gets connected to the interrupt pin RST7.5. We set this flip-flop to 1, when a positive-going edge occurs on the input RST 7.5. The waveform of pin RST7.5 and output Q of RST7.5 flip-flop is shown in the Fig.Internal interrupt signal RST7.5 has a priority higher than the internal interrupt signals of RST6.5, RST5.5 and INTR. As we can see from fig the RST7.5 internal interrupt ...
Read More