Skip to content
Permalink

Comparing changes

Choose two branches to see what’s changed or to start a new pull request. If you need to, you can also or learn more about diff comparisons.

Open a pull request

Create a new pull request by comparing changes across two branches. If you need to, you can also . Learn more about diff comparisons here.
base repository: namazso/PawnIO.Modules
Failed to load repositories. Confirm that selected base ref is valid, then try again.
Loading
base: 0.2.1
Choose a base ref
...
head repository: namazso/PawnIO.Modules
Failed to load repositories. Confirm that selected head ref is valid, then try again.
Loading
compare: 0.2.2
Choose a head ref
  • 6 commits
  • 3 files changed
  • 3 contributors

Commits on Dec 31, 2025

  1. Configuration menu
    Copy the full SHA
    81e0ad4 View commit details
    Browse the repository at this point in the history

Commits on Jan 18, 2026

  1. Add MSR_IA32_MPERF and MSR_IA32_APERF to allowed MSRs

    For example, MPERF and APERF can be used to get effective clock speeds.
    DevTechProfile authored Jan 18, 2026
    Configuration menu
    Copy the full SHA
    6083efc View commit details
    Browse the repository at this point in the history
  2. AMD: Add CSTATE MSR

    - Allow write to more MSRs according to official documentation: https://docs.amd.com/v/u/en-US/57930-A0-PUB_3.00
    - Sort MSRs
    irusanov committed Jan 18, 2026
    Configuration menu
    Copy the full SHA
    8eb22ec View commit details
    Browse the repository at this point in the history
  3. Merge pull request #44 from DevTechProfile/main

    Add MSR_IA32_MPERF and MSR_IA32_APERF to allowed MSRs
    namazso authored Jan 18, 2026
    Configuration menu
    Copy the full SHA
    6551e52 View commit details
    Browse the repository at this point in the history
  4. Merge pull request #41 from irusanov/main (closes #40)

    RyzenSMU: Add Z2 Extreme to StrixPoint models
    namazso authored Jan 18, 2026
    Configuration menu
    Copy the full SHA
    27ec8f1 View commit details
    Browse the repository at this point in the history
  5. Merge pull request #45 from irusanov/amd-msr

    AMD: Add CSTATE MSR and allow write to more registers
    namazso authored Jan 18, 2026
    Configuration menu
    Copy the full SHA
    e12a858 View commit details
    Browse the repository at this point in the history
Loading