Chips and Cheese
Subscribe
Sign in
Home
Memory Bandwidth Data
Memory Latency Data
Memory Latency Test
Old Site
Archive
About
CES 2026: Taking the Lids off AMD's Venice and MI400 SoCs
Here at CES 2026, AMD showed off their upcoming Venice series of server CPUs and their upcoming MI400 series of datacenter accelerators.
Jan 6
•
George Cozma
15
5
1
Diving into Qualcomm's Upcoming Adreno X2 GPU with Eric Demers
Hello you fine Internet folks,
Jan 4
•
George Cozma
13
1
3
Inside Nvidia GB10’s Memory Subsystem, from the CPU Side
GB10 is a collaboration between Nvidia and Mediatek that brings Nvidia’s Blackwell architecture into an integrated GPU.
Dec 31, 2025
•
Chester Lam
23
10
4
SC25: The Present and Future of HPC Networking with Cornelis Networks CEO Lisa Spelman
Hello you fine Internet folks,
Dec 19, 2025
•
George Cozma
7
2
1
Nvidia’s B200: Keeping the CUDA Juggernaut Rolling ft. Verda (formerly DataCrunch)
Nvidia has dominated the GPU compute scene ever since it became mainstream.
Dec 15, 2025
•
Chester Lam
21
4
3
Recent posts
View all
SC25: Estimating AMD’s Upcoming MI430X’s FP64 and the Discovery Supercomputer
Hello, you fine Internet folks,
Dec 10, 2025
•
George Cozma
17
2
2
Evaluating Uniform Memory Access Mode on AMD's Turin ft. Verda (formerly DataCrunch.io)
How does uniform memory access play out as interconnects get increasingly non-uniform?
Nov 26, 2025
•
Chester Lam
16
3
1
SC25: HACCing over 500 Petaflops on Frontier
Hello you fine Internet folks,
Nov 22, 2025
•
George Cozma
23
1
2
Qualcomm’s Snapdragon X2 Elite
Hello you fine Internet folks,
Nov 19, 2025
•
George Cozma
42
10
3
Strix Halo’s Memory Subsystem: Tackling iGPU Challenges
Editor’s Note (11/2/2025): Due to an error in moving the article over from Google Docs to Substack, the “Balancing CPU and GPU Bandwidth Demands…
Oct 31, 2025
•
Chester Lam
21
4
3
Evaluating the Infinity Cache in AMD Strix Halo
Strix Halo is the codename for AMD’s highest end mobile chip, which is used in the Ryzen AI MAX series.
Oct 22, 2025
•
Chester Lam
28
9
1
AMD’s Chiplet APU: An Overview of Strix Halo
Hello you fine Internet folks!
Oct 18, 2025
•
George Cozma
35
11
2
Panther Lake’s Reveal at ITT 2025
Hello you fine Internet folks,
Oct 14, 2025
•
George Cozma
13
5
2
Interviewing Intel's Chief Architect of x86 Cores at Intel Tech Tour 2025
Hello you fine Internet folks,
Oct 9, 2025
•
George Cozma
22
5
3
AMD’s EPYC 9355P: Inside a 32 Core Zen 5 Server Chip
High core count chips are headline grabbers.
Sep 30, 2025
•
Chester Lam
23
6
4
A Look into Intel Xeon 6’s Memory Subsystem
Intel’s server dominance has been shaken by high core count competition from the likes of AMD and Arm.
Sep 26, 2025
•
Chester Lam
16
8
4
AMD's Inaugural Tech Day ft. ROCm 7, Modular, and AMD Lab Tour
Hello you fine Internet folks,
Sep 22, 2025
•
George Cozma
9
2
See all
This site requires JavaScript to run correctly. Please
turn on JavaScript
or unblock scripts