Optimization of Area and Delay at Gate-Level in Multiple Constant Multiplications | IEEE Conference Publication | IEEE Xplore