Dual-loop digital PLL design for adaptive clock recovery | IEEE Conference Publication | IEEE Xplore