Abstract
Aiming at the problem of low defect detection rate of PCB images captured by cameras in industrial scenarios under low-light environments, an MGIE (Mean–Gamma Image Enhancement) image brightness enhancement algorithm and the corresponding FPGA design scheme are proposed. Firstly, the RGB image is converted into the YCrCb color space, and the illumination component Y is separated. Then, the illumination component Y is enhanced by the MSR (Multi-Scale Retinex) algorithm based on multi-scale mean filtering, and the Gamma correction algorithm is used to adjust the brightness. Subsequently, the processed Y channel is fused with the Cr and Cb channels to obtain the final output. Secondly, after algorithm research, this paper elaborates on the algorithm design and deployment scheme based on FPGA. The MGIE IP core is designed in the HLS (High-Level Synthesis) environment, and optimization and acceleration are carried out by means of creating look-up tables and constructing PIPELINE. Significantly, this research is capable of real-time processing of images in video. Specifically, images are captured in real time by the OV5640 camera, and the processed images are immediately displayed on the LCD screen. The experimental results show that the MGIE algorithm has remarkable effectiveness in processing low-light PCB images, with a PSNR (Peak Signal-to-Noise Ratio) reaching 17.34 and an SSIM (Structural Similarity Index Measure) reaching 0.79. After the end-to-end deployment, the processing speed of 1280 × 720 and 640 × 640 pixel images reaches 30fps/s and 70fps/s, respectively, meeting the needs of real-time processing.

















Similar content being viewed by others
Data availability
No datasets were generated or analysed during the current study.
References
Land, E.H., McCann, J.J.: Lightness and retinex theory. Josa 61(1), 1–11 (1971)
Jobson, D.J., Rahman, Z., Woodell, G.A.: Properties and performance of a center/surround retinex. IEEE Trans. Image Process. 6(3), 451–462 (1997)
Jobson, D.J., Rahman, Z., Woodell, G.A.: A multiscale retinex for bridging the gap between color images and the human observation of scenes. IEEE Trans. Image Process. 6(7), 965–976 (1997)
Rahman, Z., Jobson, D.J., Woodell, G.A.: Retinex processing for automatic image enhancement. J. Electron. Imaging 13(1), 100–110 (2004)
Upadhyay, B.B., Sarawadekar, K.: A low cost FPGA implementation of retinex based low-light image enhancement algorithm. IEEE Trans. Circuits Syst. II Express Briefs (2024). https://doi.org/10.1109/TCSII.2024.3361561
Yuan, J.I., Xingyi, L.I., Xinde, M.A., et al.: Improved Retinex low-light image enhancement for stage scenes. Opt. Precis. Eng. 31(17), 2573–2583 (2023)
Liu, S., Long, W., He, L., et al.: Retinex-based fast algorithm for low-light image enhancement. Entropy 23(6), 746 (2021)
Sun, G., Zhao, W., Hao, W.: An Optimized process of multiscale retinex algorithm based on hardware system[C]//2020 7th International Conference on Information Science and Control Engineering (ICISCE). IEEE, 291–295 (2020)
Park, J.W., Lee, H., Kim, B., et al.: A low-cost and high-throughput FPGA implementation of the retinex algorithm for real-time video enhancement. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(1), 101–114 (2019)
Kashyap, S., Bhandari, A.K., Giri, P.: Low resource FPGA implementation based efficient image edge detector architecture. Multimed. Tools Appl. 83(9), 25595–25615 (2024)
Zou, Z., Sun, W., Chen, S.: Algorithm optimization and hardware acceleration for YOLO post processing. Microelectron. Comput. 41(4), 31–37 (2024)
Saidani, T., Ghodhbani, R., Alhomoud, A., et al.: Hardware acceleration for object detection using YOLOv5 deep learning algorithm on Xilinx Zynq FPGA Platform. Eng. Technol. Appl. Sci. Res. 14(1), 13066–13071 (2024)
Nguyen, D.D., Nguyen, D.T., Le, M.T., et al.: FPGA-SoC implementation of YOLOv4 for flying-object detection. J. Real-Time Image Proc. 21(3), 63 (2024)
Lv, T., Du, G., Li, Z., et al.: A fast hardware accelerator for nighttime fog removal based on image fusion. Integration 99, 102256 (2024)
Wang, W., Xu, X.: Lightweight CNN-based low-light-image enhancement system on FPGA platform. Neural. Process. Lett. 55(6), 8023–8039 (2023)
Qu, Y., Wang, J.: Design of low-power YOLO accelerator based on FPGA[C]//2024 7th International Conference on Advanced Algorithms and Control Engineering (ICAACE). IEEE, 1132–1137 (2024)
Luo, Y., Cai, X., Qi, J., et al.: FPGA–accelerated CNN for real-time plant disease identification. Comput. Electron. Agric. 207, 107715 (2023)
Zhang, C., Bi, S., Jiang, T., et al.: Implementation of ZYNQ for image defogging[C]//2020 IEEE 9th Joint International Information Technology and Artificial Intelligence Conference (ITAIC). IEEE 9, 1971–1977 (2020)
Wei, C.H., Wang, W.J, Yang, W.H, et al.: Deep retinex decomposition for low-light enhancement[C]. British Machine Vision Conference 2018, BMVA Press, 155 (2018)
Zhou, Y.: Key technologies of low-light imaging based on the retinex algorithm and FPGA implementation (Master’s thesis). Southwest Univ. Sci. Technol. (2024). https://doi.org/10.27415/d.cnki.gxngc.2024.001603
Ma, Q., Wang, Y., Zeng, T.: Retinex-based variational framework for low-light image enhancement and denoising. IEEE Trans. Multimed. 25, 5580–5588 (2023)
Hao, Z.Z.: Research on the optimization of image defogging algorithm based on FPGA [Master's thesis, Nanjing University of Information Science & Technology]. https://doi.org/10.27248/d.cnki.gnjqc.2023.001705(2023)
Li, C.X.: Research and hardware implementation of image defogging algorithm based on Retinex theory [Master's thesis, Xidian University] (2017)
Funding
This article is funded by the Natural Science Foundation project of Shandong Province, ZR2021MD057, Shandong Province graduate education quality course construction project, SDYKC21063.
Author information
Authors and Affiliations
Contributions
J.H. and M.Z. designed the concept and the experimental approach. M.Z. developed the model and performed the experiments. M.Z. wrote the frst draf of the manuscript. J.D. reviewed the manuscript and corrected the manuscript.
Corresponding author
Ethics declarations
Conflict of interest
The authors declare no competing interests.
Additional information
Publisher's Note
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
Rights and permissions
Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
About this article
Cite this article
Han, J., Zheng, M. & Dong, J. Low brightness PCB image enhancement algorithm for FPGA. J Real-Time Image Proc 22, 76 (2025). https://doi.org/10.1007/s11554-025-01635-9
Received:
Accepted:
Published:
Version of record:
DOI: https://doi.org/10.1007/s11554-025-01635-9


