Abstract
The goal of this work is to analyze the performance of PN junction-based Built-in Current Sensors (BICS) for I DDQ testing. Two types of BIC Sensors are analyzed: one based on a simple PN junction as the sensing element (DBICS), and the other based on a lateral BJT (PBICS). The sensitivity, speed and performance of the BICS are studied by showing their dependence on circuit parameters. Design constraints of such sensors in order to achieve performance criteria on CUT and BICS are analyzed. The dynamic analysis of the BICS is compared with experimental results when the PN junction BICS are used on a CMOS circuit.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
W. Maly and P. Nigh, “Built-In Current Testing—Feasibility Study,” Proc. of ICCAD, Nov. 1988, pp. 340–343.
T.-L. Shen, J.C. Daly, and J.-C. Lo, “A 2 ns Detecting Time,2 μm CMOS Built-In Current Sensing Circuit,” IEEE Journal of Solid-State Circuits, Vol. 28, No. 1, pp. 72–77, Jan. 1993.
K.R. Eckersall, P.L. Wrighton, I.M. Bell, B.R. Bannister, and G.E. Taylor, “Testing Mixed Signal ASICs Through the Use of Supply Current Monitoring,” Proc. of ETC'93, April 1993,pp. 385–391.
Y. Miura and K. Kinoshita, “Circuit Design for Built-In Current Testing,” Proc. of ITC'92, Sept. 1992, pp. 873–881.
M.B. Santos and J.P. Teixeira, “Self-Adaptive BIC Sensor forI DDQ Detection in Static CMOS Digital Circuits,” Proc. of PAT-MOS'94, Bartcelona, Oct. 1994, pp. 218–225.
C.-W. Hsue and C.-J. Lin, “Built-In Current Sensor for I DDQ Test in CMOS,” Proc. of ITC'93, Oct. 1993, pp. 635–641.
A.D. Singh and J. Hurst, “Incorporating I DDQ Testing in BIST: Improved Coverage through Test Diversity,” Proc. of 12th VLSI Test Symposium, April 1994, pp. 374–379.
F. Kesel, “Design of Self-Testable Circuits for Logic and Parametric Self-Test,” ARCHIMEDES Workshop on Synthesis-Architectural Testability Support, Montpellier, July 2, 1993.
D. Reed, J. Doege, and A. Rubio, “Improving Board and System Test: A Proposal to Integrate Boundary Scan and I DDQ” Proc. of ITC'95, Nov. 1995, pp. 577–585.
R. Rajsuman, I DDQ Testing for CMOS VLSI, Artech House, Boston, 1995.
A. Rubio, E. Janssens, H. Casier, J. Figueras, D. Mateo, P. De Pauw, and J. Segura, “A Built-In Quiescent Current Monitor for CMOS VLSI Circuits,” Proc. of EDAC'95, March 1995, pp. 581–585.
J. Rius and J. Figueras, “Proportional BIC Sensor for Current Testing,” Journal of Electronic Testing: Theory and Applications, Vol. 3, No. 4, pp. 101–110, Dec. 1992.
J.-C. Lo, J.C. Daly, and M. Nicolaidis, “A Strongly Code Disjoint Built-In Current Sensor for Strongly Fault-Secure Static CMOS Realizations,” IEEE Transactions on CAD of Integrated Circuits and Systems, Vol. 14, No. 11, pp. 1402–1407, Nov. 1995.
W.W. Weber and A.D. Singh, “An Experimental Evaluation of the Differential BICS for I DDQ Testing,” Proc. of 13th VLSI Test Symposium, 1995, pp. 472–480.
J.-J. Tang, K.-J. Lee, and B.-D. Liu, “A Practical Current Sensing Technique for I DDQ Testing,” IEEE Transactions on VLSI Systems, Vol. 3, No. 2, pp. 302–310, June 1995.
H.J. Wunderlich, M. Herzog, J. Figueras, J.A. Carrasco, and A. Calderon, “Synthesis of I DDQ Testable Circuits: Integrating Built-In Current Sensors,” Proc. of ED&TC'95, Paris, March 1995, pp. 573–580.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Rius, J., Figueras, J. Dynamic characterization of Built-In Current Sensors based on PN junctions: Analysis and experiments. J Electron Test 9, 295–310 (1996). https://doi.org/10.1007/BF00134693
Received:
Revised:
Issue date:
DOI: https://doi.org/10.1007/BF00134693