Open-source EDA tools, zero setup

Your EDA lab.
In the browser.

Write Verilog, simulate with Icarus and Verilator, explore synthesis with Yosys, and learn static timing — all inside your browser, completely free.

Start now Explore tools
No installation Beginner to advanced Real open-source tools
Simulation in ChipVerifySynthesis in ChipVerify
Powered by open-source EDA tools
Yosys Icarus Verilog Verilator OpenSTA SkyWater 130nm Coverage
—
Simulations run
—
Engineers registered
—
Code examples
~2s
Avg simulation time
  How it works

From idea to
simulation in minutes

01
Write your Verilog
Use the Monaco code editor with Verilog syntax highlighting, multi-file support, and instant error detection. Paste existing code or start from one of 120+ examples.
02
Simulate & debug
Run your testbench with one click. Inspect signals in the waveform viewer, read simulation output, and use the AI tutor to understand failures.
03
Synthesize & analyse
Push your design through Yosys on the SkyWater 130nm PDK. Get a gate-level schematic, area numbers, and timing analysis across all three corners.
  Everything you need

The full RTL flow,
built for learning

RTL design, simulation & verification, and synthesis — the same flow used in industry, no setup required.

RTL Simulation
Run testbenches with Icarus Verilog or Verilator. Catch bugs instantly with detailed output and signal tracing.
Icarus VerilogVerilatorVCD output
Interactive Waveforms
Inspect every signal with the integrated Surfer waveform viewer. Zoom, pan, and measure — right in the browser.
Surfer viewerVCD / FSTMulti-signal
Logic Synthesis
Synthesize to SkyWater 130nm standard cells with Yosys. Get a gate-level netlist, interactive schematic, and area report instantly.
Yosyssky130 PDKSchematic
Static Timing Analysis
Learn static timing with OpenSTA across typical, fast, and slow corners. Critical paths are highlighted in the schematic to help you understand timing.
OpenSTAPPA report3 corners
Learning Sessions
Group your runs into named sessions. Track pass/fail history, compare outputs side-by-side, and see how your design improves over time.
Run historySide-by-side diffProgress tracking
Multi-file Projects
Organize your Verilog designs across multiple files. File explorer, Monaco editor, and one-click simulation of your whole design.
File explorerMonaco editor30 projects free
  Learn by doing

Three ways to build your
design & verification skills

Guided exercises, graded challenges, and 120+ ready-to-run examples — all wired directly into the IDE.

Guided Exercises
Step-by-step Verilog exercises from combinational basics to pipelined datapaths. Write, simulate, and check your solution in one place.
Browse exercises
RTL Challenges
Design problems graded against hidden testbenches. Get instant feedback on correctness, area, and timing — easy through hard difficulty.
View challenges
Reference Examples
120+ ready-to-run Verilog examples covering FIFOs, state machines, AXI interfaces, and more. Open any example in the IDE and start experimenting.
Explore examples
  Pricing

Start free.
Go deeper when you're ready.

Every core tool is free forever. Pro unlocks advanced analysis, learning tools, and more.

Free
$0
forever
  • 30 projects
  • Icarus Verilog + Verilator simulation
  • Yosys synthesis (sky130 PDK)
  • OpenSTA timing analysis
  • Interactive waveform viewer
  • AI tutor
  • RTL challenges & exercises
  • Priority synthesis queue
Start for free
Most popular
Pro
$10 $0
Limited-time offer — Pro free for 3 months, then Free tier
  • 100 projects
  • Everything in Free
  • Learning sessions & run history
  • Multiple synthesis libraries
  • Custom Yosys templates & SDC
  • Advanced PPA & timing ECO
  • Multi-corner analysis (FF/TT/SS)
  • Priority synthesis queue
Start Pro

Build the judgment
AI can't replace.

The full RTL-to-gates flow — simulate, synthesize, debug, and analyse timing — in your browser, completely free.

Open the IDE Try a challenge