The base operand register rs1 and offset operand register crs2 in specification are not consistent with instruction implementation.
The base operand register rs1 and offset operand register crs2 in specification are not consistent with instruction implementation.