Steps to reproduce:

• RISC-V build without baseline RVV support, but with dispatched RVV code

Actual behavior:

• Illegal instruction during library initialization

Solution:

• avoid global variables initialized using RVV instructions

Note: should fix weekly Andes build on 5.x branch (failed testing with qemu), because it has dispatched code enabled after FP16 PR integration to 5.x