Winch: Add min and max for SIMD floats for x64 with AVX#10271
Merged
saulecabrera merged 1 commit intobytecodealliance:mainfrom Feb 25, 2025
Merged
Winch: Add min and max for SIMD floats for x64 with AVX#10271saulecabrera merged 1 commit intobytecodealliance:mainfrom
saulecabrera merged 1 commit intobytecodealliance:mainfrom
Conversation
Subscribe to Label ActionDetailsThis issue or pull request has been labeled: "winch"Thus the following users have been cc'd because of the following labels:
To subscribe or unsubscribe from this label, edit the |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Part of #8093. Adds support for the following instructions:
f32x4.minf64x2.minf32x4.maxf64x2.maxI explored putting the float implementations for min and max in the same helper method given how similar they are but the flow is different enough between them that I found it hard to write accurate comments and track what values were in which registers when debugging spec test failures so I've opted to just factor out the NaN canonicalization logic which is identical.