Skip to content

[Firmware] Every other FPGA load fails #195

@jynik

Description

@jynik

Per discussion with bpadalino, this may be due to a PIB bug encountered when switching from 16-bit to 32-bit configurations, which was worked around by resetting the GPIF in the RF stream code.

Metadata

Metadata

Assignees

No one assigned

    Labels

    Issue: BugIt's a bug and it oughta be fixed

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions