You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
If a chip is saved and then edited again, some information is lost or is not loaded correctly.
On the one hand, each input or output is always displayed as simple, regardless of which bus was set beforehand.
On the other hand, the wire design is not displayed correctly. Which in itself doesn't matter for the functionality of the chip, but with more complicated larger chips it makes it difficult to change things. However, this error only occurs if two or more wire go out from a starting point.
Digital.Logic.Sim.2022-08-31.10-41-36.mp4
It would also be cool if you could change and see the value for bus wires. Otherwise you have to create a lot of inputs again at some point.
If a chip is saved and then edited again, some information is lost or is not loaded correctly.
On the one hand, each input or output is always displayed as simple, regardless of which bus was set beforehand.
On the other hand, the wire design is not displayed correctly. Which in itself doesn't matter for the functionality of the chip, but with more complicated larger chips it makes it difficult to change things. However, this error only occurs if two or more wire go out from a starting point.
Digital.Logic.Sim.2022-08-31.10-41-36.mp4
It would also be cool if you could change and see the value for bus wires. Otherwise you have to create a lot of inputs again at some point.