Using a hierarchical DfT methodology in high frequency processor designs for improved delay fault testability | IEEE Conference Publication | IEEE Xplore