Low power sum of absolute differences architecture using novel hybrid adder | IEEE Conference Publication | IEEE Xplore