Transistor-level optimization of CMOS complex gates | IEEE Conference Publication | IEEE Xplore