A circuit concept for reducing soft error in high-speed memory cells | IEEE Journals & Magazine | IEEE Xplore