Abstract
The development of more processing demanding applications on the Internet (video broadcasting) on one hand and the popularity of recent devices at the user level (digital cameras, wireless videophones, ...) on the other hand introduce challenges at several levels. Today, such devices present processing capabilities and bandwidth settings that are inefficient to manage scalable QoS requirements in a typical media delivery framework. In this paper, we present an impact study of such a scalable data representation optimized for QoS (Matching Pursuit 3D algorithms) on processor architectures to achieve the best performance and power efficiency. A review of state of the art techniques for processor architecture enhancement let us expect promising opportunities from the latest developments in the reconfigurable computing research field. We present here the first design steps of an efficient reconfigurable coprocessor especially designed to cope with future video delivery and multimedia processing requirements. Architecture perspectives are proposed with respect to low development cost constraints, backward compatibilty and easy coprocessor usage using an original strategy based on a hardware/software codesign methodology.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
A. Peleg and U. Weiser, “MMX Technology Extension to the Intel Architecture,” IEEE Micro, vol. 16, no. 4, 1996, pp. 42–50.
J. Chaoui, K. Cyr, J.P. Giacalone, S. Gregorio, Y. Masse, Y. Muthusamy, T. Spits, M. Budagavi, and J. Webb, “OMAP : Enabling Multimedia Applications in Third Generation (3G) Wireless Terminals,” SWPA001, December 2000.
C. Heer, C. Miro, A. Lafage, M. Berekovic, G. Ghigo, T. Selinger, and K.I. Wels, “Design and Architecture of the MPEG-4 Video Rendering Co-Processor TANGRAM,” ICECS 99, Cyprus.
A. Lodi, M. Toma, F. Campi, A. Cappelli, and R. Guerrieri, “A Pipelined Configurable Gate Array for Embedded Processors,” FPGA ‘03, Feb. 2003, Monterey.
T.J. Callahan, J.R. Hauser, and J. Wawrzynek, “The GARP Architecture and C Compiler,” IEEE Computer, vol. 33, no. 4, 2000, pp. 62–69.
V. George, Hui Zhang, and J. Rabaey, “The Design of a Low Energy FPGA,” ISPLED 1999, San Diego, 1999, pp. 188–193.
J.M. Rabaey, “Reconfigurable Processing: The Solution to Low-Power Programmable DSP,” in Proc. Int. Conf. on Acoustics, Speech and Signal Processing (ICASSP ‘97), April 1997.
S. Keckler and D. Burger, “A Design Space Evaluation of Grid Processor Architectures,” in 34th Annual International Symposium on Microarchitecture (MICRO), December 2001.
J. Helmschmidt, E. Schüler, P. Rao, S. Rossi, S. di Matteo, and R. Bonitz, “Reconfigurable Signal Processing in Wireless Terminals,” DATE 2003: PACT XPP Technologies, Accent, ST Microelectronics.
S. Bilavarn, “An Estimation and Exploration Methodology from System Level Specifications: Application to FPGAs,” FPGA 2003, Monterey.
G.T. Amdahl, “Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities,” in Proc. AFIPS Conf., vol. 30, 1967, p. 483.
A. Rahmoune, P. Vandergheynst, and P. Frossard, “MP3D: Highly Scalable Video Coding Scheme Based on Matching Pursuit,” to be published IEEE ICASSP, 2004.
S. Mallat and Z. Zhang, “Matching Pursuits with Time-Frequency Dictionaries,” IEEE Transactions on Signal Processing, vol. 41, no. 12, 1993, pp. 3397–3415.
M. Arnold and H. Corporaal, “Designing Domain-Specific Processors,” in Proceedings of the Ninth International Symposium on Hardware/Software Codesign, 2001.
http://www.altera.com/products/devkits/altera/kit-nios_1S40.html
Author information
Authors and Affiliations
Corresponding author
Additional information
Sebastien Bilavarn received the M.S. degree from Rennes University (France) in 1998 and the PhD degree in Electrical Engineering from South Brittany University in 2002. Since June 2002, he works as a post-doc fellow at Signal Processing Institute, Swiss Federal Institute of Technology (EPFL). Sebastiens research interests include design methodologies for embedded systems, reconfigurable computing and Digital Signal Processing. Currently, his work focuses on using Adaptive Computing Systems to optimise computer architectures, which is a collaboration with the Architecture Research Lab of the System Technology Labs, Intel Corporation.
Eric Debes received a M.S. in Electrical and Computer Engineering from Supélec, France in 1996, a M.S. in Electrical Engineering from the Technical University Darmstadt, Germany in 1997 and a PhD in Signal Processing from the Swiss Federal Institute of Technology. Since 2001 he has been a Researcher in the Architecture Research Lab of the System Technology Labs, Intel Corporation, Santa Clara, California. Erics research interests include image and video coding and processing algorithms as well as computer architecture and parallelism. At Intel he has been working together with different processor teams and microarchitecture research groups on the definition of new media and communication features (including new SIMD and streaming instructions, multicore processors and low-power architectures) in the CPU and the chipset to provide better media application performance and end user quality of service with a given system and processor power envelope and/or energy budget. More recently Eric has been working on system-on-chip modelling, processor and system power estimation and architecture design space exploration for consumer electronics applications. He is a member of the IEEE, of the ACM and of the SPIE.
Pierre Vandergheynst received the M.S. degree in physics and the Ph.D. degree in mathematical physics from the Université catholique de Louvain, Belgium, in 1995 and 1998 respectively. From 1998 to 2001, he was a Postdoctoral Researcher with the Signal Processing Laboratory, Swiss Federal Institute of Technology (EPFL), in Lausanne, Switzerland. He is now an Assistant Professor of Visual Information Processing at EPFL, where is research focuses on computer vision, data processing and mathematical tools for visual information processing. Prof. Vandergheynst is Co-Editor-in-Chief of Signal Processing and member of the IEEE.
Jean-Philippe Diguet received the M.S degree and the PhD degree from Rennes University (France) in 1993 and 1996 respectively. His thesis focused on the estimation of hardware complexity and algorithmic transforms for architectural synthesis. Then he joined the IMEC in Leuven (Belgium) where he worked as a post-doc fellow on the minimization of the power consumption of memories at the system-level. From 1997 to 2002, he has been an associated professor at the South Brittany University and member of the LESTER laboratory. In 2003/04, he has initiated and created an innovating company in the domain of short range wireless communications. In 2004, he obtains a CNRS researcher position. His current work focuses on design space exploration of embedded systems, real-time scheduling in the context of hardware/software architecture configurations. Within the LESTER laboratory, he heads the “Design Trotter” team focusing on EDA methods and tools.
Rights and permissions
About this article
Cite this article
Bilavarn, S., Debes, E., Vandergheynst, P. et al. Processor Enhancements for Media Streaming Applications. J VLSI Sign Process Syst Sign Image Video Technol 41, 225–234 (2005). https://doi.org/10.1007/s11265-005-6652-5
Received:
Revised:
Accepted:
Published:
Issue date:
DOI: https://doi.org/10.1007/s11265-005-6652-5