Abstract
StarT-ng is a joint MIT-Motorola project to build a high-performance message passing machine from commercial systems. Each site of the machine consists of a PowerPC 620-based Motorola symmetric multiprocessor (SMP) running the AIX 4.1 operating system. Every processor is connected to a low-latency, high-bandwidth network that is directly accessible from user-level code. In addition to fast message passing capabilities, the machine has experimental support for cachecoherent shared memory across sites. When the machine requires memory to be kept globally coherent, one processor on each site is devoted to supporting shared memory. When globally coherent shared memory is not required, that processor can be used for normal computation tasks. StarT-ng will be delivered at about the time the base SMP is introduced into the marketplace. The ability to be both a collection of standard SMP and an aggressive message passing machine with coherent shared memory makes StarT-ng a good building block for incrementally expandable parallel machines.
Chapter PDF
Similar content being viewed by others
References
A. Agarwal et al. The MIT Alewife Machine: A Large-Scale Distributed-Memory Multiprocessor. In Proceedings of Workshop on Scalable Shared Memory Multiprocesors. Kluwer Academic Publishers, 1991.
B. S. Ang and D. Chiou. Finding Deadlocks in Cache-Coherent Distributed Shared Memory Machines. In Proceedings of the 1995 MIT Student Workshop on Scalable Computing, Wellesley, MA, August 1995. (To appear).
B. S. Ang et al. Issues in Building a Cache-Coherent Distributed Shared Memory Machines using Commercial SMPs. CSG Memo 365, Laboratory for Computer Science, MIT, Cambridge MA, December 1994.
B. S. Ang et al. StarT the Next Generation: Integrating Global Caches and Dataflow Architecture. In Advanced Topics in Dataflow Computing and Multi-threading, IEEE Press, 1995.
Arvind et al. Executing a Program on the MIT Tagged-Token Dataflow Architecture. IEEE Transactions on Computers, 39(3):300–318, March 1990.
R. D. Blumofe et al. Cilk: An Efficient Multithreaded Runtime System. Submitted for publication, December 1994. Available via anonymous FTP from theory.lcs.mit.edu in /pub/cilk/cilkpaper.ps.Z.
G. A. Boughton. Arctic Routing Chip. In Parallel Computer Routing and Communication: Proceedings of the First International Workshop, PCRCW '94, volume 853 of Lecture Notes in Computer Science, pages 310–317. Springer-Verlag, May 1994.
W. J. Dally et al. Architecture of a Message-Driven Processor. IEEE Micro, 12(2):23–39, 1992.
S. Dwarkadas et al. Evaluation of Release Consistent Software Distributed Shared Memory on Emerging Network Technology. In 4th. ACM Symposium on Principles and Practice of Parallel Programming (PPoPP). ACM, 1993.
M. Heinrich et al. The Performance Impact of Flexibility in the Stanford FLASH Multiprocessor. In Proceedings of the Sixth International Conference on Architecture Support for Programming Languages and Operating Systems, San Jose, CA, pages 274–285, October 1994.
S. W. Keckler et al. Processor Coupling: Integrating Compile Time and Runtime Scheduling. In Proceedings of The 19th Annual International Symposium on Computer Architecture, Gold Coast, Australia, pages 202–213, 1992.
D. Lenoski et al. The Directory-Based Cache Coherence Protocol for the DASH Multiprocesor. In Proceedings of The 17th Annual International Symposium on Computer Architecture, Seattle, WA, pages 148–159, 1990.
D. Lenoski et al. The DASH Prototype: Implementation and Performance. In Proceedings of The 19th Annual International Symposium on Computer Architecture, Gold Coast, Australia, pages 92–103, May 1992.
K. Li. Shared Virtual Memory on Loosely Coupled Multiprocessors. PhD thesis, Yale University, September 1986. (Also as YALE/DCS/RR-492).
K. Li et al. Shared Virtual Memory Accommodating Hetergeneity. CS-TR 210-89, Princeton University, Department of Computer Science, February 1989.
R. S. Nikhil. Id Reference Manual, Version 90.1. CSG Memo 284-2, Laboratory for Computer Science, MIT, Cambridge MA, September 1990.
R. S. Nikhil. Cid: A Parallel “Shared-memory” C for Distributed-memory Machines. In Proceedings of the 7th Annual Workshop on Languages and Compilers for Parallel Computing, Ithaca, NY, Lecture Notes in Computer Science. Springer-Verlag, August 1994.
G. M. Papadopoulos. Implementation of a General-Purpose Dataflow Multiprocessor. The MIT Press, 1991. Research Monograph in Parallel and Distributed Computing.
G. M. Papadopoulos et al. *T: Integrated Building Blocks for Parallel Computing. In Proceedings of Supercomputing '93, Portland, Oregon, pages 624–635, November 1993.
S. K. Reinhardt et al. The Wisconson Wind Tunnel: Virtual Prototyping of Parallel Computers. In ACM SIGMETRICS, May 1993.
S. K. Reinhardt et al. Tempest and Typhoon: User-Level Shared Memory. In Proceedings of the 21st Annual International Symposium on Computer Architecture, Chicago, Il, pages 325–336, April 1994.
S. Sakai et al. An Architecture of a Dataflow Single Chip Processor. Proceedings of the 16th Annual International Symposium on Computer Architecture, Jerusalem, Israel, pages 46–53, 1989.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1995 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chiou, D. et al. (1995). StarT-NG: Delivering seamless parallel computing. In: Haridi, S., Ali, K., Magnusson, P. (eds) EURO-PAR '95 Parallel Processing. Euro-Par 1995. Lecture Notes in Computer Science, vol 966. Springer, Berlin, Heidelberg. https://doi.org/10.1007/BFb0020458
Download citation
DOI: https://doi.org/10.1007/BFb0020458
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-60247-7
Online ISBN: 978-3-540-44769-6
eBook Packages: Springer Book Archive
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.