<?xml version="1.0"?>
<dblpperson name="Chia-Hsin Lee" pid="95/10" n="14">
<person key="homepages/95/10" mdate="2009-06-08">
<author pid="95/10">Chia-Hsin Lee</author>
</person>
<r><article key="journals/ijmms/LeeCLY26" mdate="2026-02-01">
<author pid="95/10">Chia-Hsin Lee</author>
<author orcid="0009-0005-2446-8630" pid="422/9724">Hsuen-Chi Chiu</author>
<author pid="423/0171">Tzu-Ching Lai</author>
<author orcid="0000-0003-0807-2714" pid="126/1878">Chien Wen Yuan</author>
<title>Who has your back? Countering dark patterns in online shopping using interpersonal and AI-delivered support.</title>
<pages>103697</pages>
<year>2026</year>
<volume>208</volume>
<journal>Int. J. Hum. Comput. Stud.</journal>
<ee>https://doi.org/10.1016/j.ijhcs.2025.103697</ee>
<url>db/journals/ijmms/ijmms208.html#LeeCLY26</url>
<stream>streams/journals/ijmms</stream>
</article>
</r>
<r><article key="journals/tamd/TsengLCLTLC24" mdate="2024-05-04">
<author orcid="0000-0001-9498-3746" pid="179/2047">Yi-Li Tseng</author>
<author orcid="0000-0002-7937-0818" pid="334/7735">Hong-Hsiang Liu</author>
<author orcid="0000-0003-1090-396X" pid="362/1153">Yen-Nan Chiu</author>
<author orcid="0000-0002-2085-2556" pid="95/10">Chia-Hsin Lee</author>
<author orcid="0000-0002-9437-5131" pid="307/3114">Wen-Che Tsai</author>
<author orcid="0000-0001-7037-1649" pid="372/9887">Yang-Min Lin</author>
<author orcid="0000-0002-3477-3015" pid="315/8197">Yi-Ling Chien</author>
<title>Electroencephalography Connectivity Assesses Cognitive Disorders of Autistic Children During Game-Based Social Interaction.</title>
<pages>782-793</pages>
<year>2024</year>
<month>April</month>
<volume>16</volume>
<journal>IEEE Trans. Cogn. Dev. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCDS.2023.3297609</ee>
<url>db/journals/tamd/tamd16.html#TsengLCLTLC24</url>
</article>
</r>
<r><inproceedings key="conf/glvlsi/HungFCCLL16" mdate="2018-11-06">
<author pid="61/7868">Yu-Hsiang Hung</author>
<author pid="179/7911">Sheng-Hsin Fang</author>
<author pid="70/3994">Hung-Ming Chen</author>
<author pid="179/7926">Shen-Min Chen</author>
<author pid="36/2932">Chang-Tzu Lin</author>
<author pid="95/10">Chia-Hsin Lee</author>
<title>A New Methodology for Noise Sensor Placement Based on Association Rule Mining.</title>
<pages>81-86</pages>
<year>2016</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2902961.2902973</ee>
<crossref>conf/glvlsi/2016</crossref>
<url>db/conf/glvlsi/glvlsi2016.html#HungFCCLL16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsic/LuoCSWSLLLLLCSK15" mdate="2023-09-30">
<author pid="02/5153">Pei-Wen Luo</author>
<author pid="56/4210">Chi-Kang Chen</author>
<author pid="177/4080">Yu-Hui Sung</author>
<author pid="95/6985-24">Wei Wu 0024</author>
<author pid="23/9680">Hsiu-Chuan Shih</author>
<author pid="95/10">Chia-Hsin Lee</author>
<author pid="177/3997">Kuo-Hua Lee</author>
<author pid="120/3493">Ming-Wei Li</author>
<author pid="177/4005">Mei-Chiang Lung</author>
<author pid="28/3915">Chun-Nan Lu</author>
<author pid="33/7043">Yung-Fa Chou</author>
<author pid="177/4077">Po-Lin Shih</author>
<author pid="177/3961">Chung-Hu Ke</author>
<author pid="177/4068">Chun Shiah</author>
<author pid="177/3983">Patrick Stolt</author>
<author orcid="0000-0001-8742-8576" pid="22/4237">Shigeki Tomishima</author>
<author pid="25/3970">Ding-Ming Kwai</author>
<author pid="177/3927">Bor-Doou Rong</author>
<author pid="45/10248">Nicky Lu</author>
<author pid="35/5292">Shih-Lien Lu</author>
<author orcid="0000-0001-8614-7908" pid="74/1000">Cheng-Wen Wu</author>
<title>A computer designed half Gb 16-channel 819Gb/s high-bandwidth and 10ns low-latency DRAM for 3D stacked memory devices using TSVs.</title>
<pages>186-</pages>
<year>2015</year>
<booktitle>VLSIC</booktitle>
<ee>https://doi.org/10.1109/VLSIC.2015.7231256</ee>
<crossref>conf/vlsic/2015</crossref>
<url>db/conf/vlsic/vlsic2015.html#LuoCSWSLLLLLCSK15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccd/HuangLLLCLK14" mdate="2023-03-23">
<author pid="46/2243">Chia-Chi Huang</author>
<author pid="36/2932">Chang-Tzu Lin</author>
<author pid="155/4381">Wei-Syun Liao</author>
<author pid="06/11158">Chieh-Jui Lee</author>
<author pid="70/3994">Hung-Ming Chen</author>
<author pid="95/10">Chia-Hsin Lee</author>
<author pid="25/3970">Ding-Ming Kwai</author>
<title>Improving power delivery network design by practical methodologies.</title>
<pages>237-242</pages>
<year>2014</year>
<booktitle>ICCD</booktitle>
<ee>https://doi.org/10.1109/ICCD.2014.6974687</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/ICCD.2014.6974687</ee>
<crossref>conf/iccd/2014</crossref>
<url>db/conf/iccd/iccd2014.html#HuangLLLCLK14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi-dat/TsengLLCK14" mdate="2017-05-26">
<author pid="61/6167">Tsu-Wei Tseng</author>
<author pid="36/2932">Chang-Tzu Lin</author>
<author pid="95/10">Chia-Hsin Lee</author>
<author pid="33/7043">Yung-Fa Chou</author>
<author pid="25/3970">Ding-Ming Kwai</author>
<title>A power delivery network (PDN) engineering change order (ECO) approach for repairing IR-drop failures after the routing stage.</title>
<pages>1-4</pages>
<year>2014</year>
<booktitle>VLSI-DAT</booktitle>
<ee>https://doi.org/10.1109/VLSI-DAT.2014.6834874</ee>
<crossref>conf/vlsi-dat/2014</crossref>
<url>db/conf/vlsi-dat/vlsi-dat2014.html#TsengLLCK14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/PanLHYLLCK13" mdate="2017-05-26">
<author pid="32/9611">Chi-Wen Pan</author>
<author pid="31/2474">Yu-Min Lee</author>
<author pid="78/4703">Pei-Yu Huang</author>
<author pid="129/2151">Chi-Ping Yang</author>
<author pid="36/2932">Chang-Tzu Lin</author>
<author pid="95/10">Chia-Hsin Lee</author>
<author pid="33/7043">Yung-Fa Chou</author>
<author pid="25/3970">Ding-Ming Kwai</author>
<title>I-LUTSim: An iterative look-up table based thermal simulator for 3-D ICs.</title>
<pages>151-156</pages>
<year>2013</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2013.6509588</ee>
<crossref>conf/aspdac/2013</crossref>
<url>db/conf/aspdac/aspdac2013.html#PanLHYLLCK13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/LiuLHCLL13" mdate="2017-05-23">
<author pid="79/10509">Shih-Ying Sean Liu</author>
<author pid="06/11158">Chieh-Jui Lee</author>
<author pid="18/11242">Chuan-Chia Huang</author>
<author pid="70/3994">Hung-Ming Chen</author>
<author pid="36/2932">Chang-Tzu Lin</author>
<author pid="95/10">Chia-Hsin Lee</author>
<title>Effective power network prototyping via statistical-based clustering and sequential linear programming.</title>
<pages>1701-1706</pages>
<year>2013</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2013.343</ee>
<ee>http://dl.acm.org/citation.cfm?id=2485690</ee>
<crossref>conf/date/2013</crossref>
<url>db/conf/date/date2013.html#LiuLHCLL13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi-dat/LinTCLK13" mdate="2017-05-26">
<author pid="36/2932">Chang-Tzu Lin</author>
<author pid="61/6167">Tsu-Wei Tseng</author>
<author pid="33/7043">Yung-Fa Chou</author>
<author pid="95/10">Chia-Hsin Lee</author>
<author pid="25/3970">Ding-Ming Kwai</author>
<title>Enabling inter-die co-optimization in 3-D IC with TSVs.</title>
<pages>1-4</pages>
<year>2013</year>
<booktitle>VLSI-DAT</booktitle>
<ee>https://doi.org/10.1109/VLDI-DAT.2013.6533885</ee>
<crossref>conf/vlsi-dat/2013</crossref>
<url>db/conf/vlsi-dat/vlsi-dat2013.html#LinTCLK13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/LeeLHCLL12" mdate="2017-05-25">
<author pid="06/11158">Chieh-Jui Lee</author>
<author pid="79/10509">Shih-Ying Liu</author>
<author pid="18/11242">Chuan-Chia Huang</author>
<author pid="70/3994">Hung-Ming Chen</author>
<author pid="36/2932">Chang-Tzu Lin</author>
<author pid="95/10">Chia-Hsin Lee</author>
<title>Hierarchical power network synthesis for multiple power domain designs.</title>
<pages>477-482</pages>
<year>2012</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2012.6187536</ee>
<crossref>conf/isqed/2012</crossref>
<url>db/conf/isqed/isqed2012.html#LeeLHCLL12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi-dat/LinLTKC12" mdate="2017-05-26">
<author pid="36/2932">Chang-Tzu Lin</author>
<author pid="95/10">Chia-Hsin Lee</author>
<author pid="61/6167">Tsu-Wei Tseng</author>
<author pid="25/3970">Ding-Ming Kwai</author>
<author pid="33/7043">Yung-Fa Chou</author>
<title>3-D centric technology and realization with TSV.</title>
<pages>1-4</pages>
<year>2012</year>
<booktitle>VLSI-DAT</booktitle>
<ee>https://doi.org/10.1109/VLSI-DAT.2012.6212631</ee>
<crossref>conf/vlsi-dat/2012</crossref>
<url>db/conf/vlsi-dat/vlsi-dat2012.html#LinLTKC12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mtdt/KwaiCCYCHLLSLH06" mdate="2023-03-24">
<author pid="25/3970">Ding-Ming Kwai</author>
<author pid="33/7043">Yung-Fa Chou</author>
<author pid="89/6934">Meng-Fan Chang</author>
<author pid="39/3599">Su-Meng Yang</author>
<author pid="12/2051">Ding-Sheng Chen</author>
<author pid="69/1542">Min-Chung Hsu</author>
<author pid="30/6921">Yu-Zhen Liao</author>
<author pid="35/3542">Shiao-Yi Lin</author>
<author pid="35/5160">Yu-Ling Sung</author>
<author pid="95/10">Chia-Hsin Lee</author>
<author pid="33/4520">Hsin-Kun Hsu</author>
<title>FlexiVia ROM Compiler Programmable on Different Via Layers Based on Top Metal Assignment.</title>
<pages>28-33</pages>
<year>2006</year>
<crossref>conf/mtdt/2006</crossref>
<booktitle>MTDT</booktitle>
<ee>https://doi.org/10.1109/MTDT.2006.14</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/MTDT.2006.14</ee>
<url>db/conf/mtdt/mtdt2006.html#KwaiCCYCHLLSLH06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mtdt/KwaiHKCHCSPLCC06" mdate="2023-03-24">
<author pid="25/3970">Ding-Ming Kwai</author>
<author pid="12/188">Ching-Hua Hsiao</author>
<author pid="61/4562">Chung-Ping Kuo</author>
<author pid="96/1948">Chi-Hsien Chuang</author>
<author pid="69/1542">Min-Chung Hsu</author>
<author pid="23/6936">Yi-Chun Chen</author>
<author pid="35/5160">Yu-Ling Sung</author>
<author pid="29/2563">Hsien-Yu Pan</author>
<author pid="95/10">Chia-Hsin Lee</author>
<author pid="89/6934">Meng-Fan Chang</author>
<author pid="33/7043">Yung-Fa Chou</author>
<title>SRAM Cell Current in Low Leakage Design.</title>
<pages>65-70</pages>
<year>2006</year>
<crossref>conf/mtdt/2006</crossref>
<booktitle>MTDT</booktitle>
<ee>https://doi.org/10.1109/MTDT.2006.28</ee>
<ee>https://doi.ieeecomputersociety.org/10.1109/MTDT.2006.28</ee>
<url>db/conf/mtdt/mtdt2006.html#KwaiHKCHCSPLCC06</url>
</inproceedings>
</r>
<r><article key="journals/cor/ChiuCL04" mdate="2020-02-18">
<author pid="54/6959">Huan Neng Chiu</author>
<author pid="48/3901">Jen-Huei Chang</author>
<author pid="95/10">Chia-Hsin Lee</author>
<title>Lot streaming models with a limited number of capacitated transporters in multistage batch production systems.</title>
<pages>2003-2020</pages>
<year>2004</year>
<volume>31</volume>
<journal>Comput. Oper. Res.</journal>
<number>12</number>
<ee>https://doi.org/10.1016/S0305-0548(03)00159-X</ee>
<url>db/journals/cor/cor31.html#ChiuCL04</url>
</article>
</r>
<coauthors n="59" nc="4">
<co c="3"><na f="c/Chang:Jen=Huei" pid="48/3901">Jen-Huei Chang</na></co>
<co c="0"><na f="c/Chang:Meng=Fan" pid="89/6934">Meng-Fan Chang</na></co>
<co c="0"><na f="c/Chen:Chi=Kang" pid="56/4210">Chi-Kang Chen</na></co>
<co c="0"><na f="c/Chen:Ding=Sheng" pid="12/2051">Ding-Sheng Chen</na></co>
<co c="0"><na f="c/Chen:Hung=Ming" pid="70/3994">Hung-Ming Chen</na></co>
<co c="0"><na f="c/Chen:Shen=Min" pid="179/7926">Shen-Min Chen</na></co>
<co c="0"><na f="c/Chen:Yi=Chun" pid="23/6936">Yi-Chun Chen</na></co>
<co c="1"><na f="c/Chien:Yi=Ling" pid="315/8197">Yi-Ling Chien</na></co>
<co c="2"><na f="c/Chiu:Hsuen=Chi" pid="422/9724">Hsuen-Chi Chiu</na></co>
<co c="3"><na f="c/Chiu:Huan_Neng" pid="54/6959">Huan Neng Chiu</na></co>
<co c="1"><na f="c/Chiu:Yen=Nan" pid="362/1153">Yen-Nan Chiu</na></co>
<co c="0"><na f="c/Chou:Yung=Fa" pid="33/7043">Yung-Fa Chou</na></co>
<co c="0"><na f="c/Chuang:Chi=Hsien" pid="96/1948">Chi-Hsien Chuang</na></co>
<co c="0"><na f="f/Fang:Sheng=Hsin" pid="179/7911">Sheng-Hsin Fang</na></co>
<co c="0"><na f="h/Hsiao:Ching=Hua" pid="12/188">Ching-Hua Hsiao</na></co>
<co c="0"><na f="h/Hsu:Hsin=Kun" pid="33/4520">Hsin-Kun Hsu</na></co>
<co c="0"><na f="h/Hsu:Min=Chung" pid="69/1542">Min-Chung Hsu</na></co>
<co c="0"><na f="h/Huang:Chia=Chi" pid="46/2243">Chia-Chi Huang</na></co>
<co c="0"><na f="h/Huang:Chuan=Chia" pid="18/11242">Chuan-Chia Huang</na></co>
<co c="0"><na f="h/Huang:Pei=Yu" pid="78/4703">Pei-Yu Huang</na></co>
<co c="0"><na f="h/Hung:Yu=Hsiang" pid="61/7868">Yu-Hsiang Hung</na></co>
<co c="0"><na f="k/Ke:Chung=Hu" pid="177/3961">Chung-Hu Ke</na></co>
<co c="0"><na f="k/Kuo:Chung=Ping" pid="61/4562">Chung-Ping Kuo</na></co>
<co c="0"><na f="k/Kwai:Ding=Ming" pid="25/3970">Ding-Ming Kwai</na></co>
<co c="2"><na f="l/Lai:Tzu=Ching" pid="423/0171">Tzu-Ching Lai</na></co>
<co c="0"><na f="l/Lee:Chieh=Jui" pid="06/11158">Chieh-Jui Lee</na></co>
<co c="0"><na f="l/Lee:Kuo=Hua" pid="177/3997">Kuo-Hua Lee</na></co>
<co c="0"><na f="l/Lee:Yu=Min" pid="31/2474">Yu-Min Lee</na></co>
<co c="0"><na f="l/Li:Ming=Wei" pid="120/3493">Ming-Wei Li</na></co>
<co c="0"><na f="l/Liao:Wei=Syun" pid="155/4381">Wei-Syun Liao</na></co>
<co c="0"><na f="l/Liao:Yu=Zhen" pid="30/6921">Yu-Zhen Liao</na></co>
<co c="0"><na f="l/Lin:Chang=Tzu" pid="36/2932">Chang-Tzu Lin</na></co>
<co c="0"><na f="l/Lin:Shiao=Yi" pid="35/3542">Shiao-Yi Lin</na></co>
<co c="1"><na f="l/Lin:Yang=Min" pid="372/9887">Yang-Min Lin</na></co>
<co c="1"><na f="l/Liu:Hong=Hsiang" pid="334/7735">Hong-Hsiang Liu</na></co>
<co c="0" n="2"><na f="l/Liu:Shih=Ying" pid="79/10509">Shih-Ying Liu</na><na>Shih-Ying Sean Liu</na></co>
<co c="0"><na f="l/Lu:Chun=Nan" pid="28/3915">Chun-Nan Lu</na></co>
<co c="0"><na f="l/Lu:Nicky" pid="45/10248">Nicky Lu</na></co>
<co c="0"><na f="l/Lu:Shih=Lien" pid="35/5292">Shih-Lien Lu</na></co>
<co c="0"><na f="l/Lung:Mei=Chiang" pid="177/4005">Mei-Chiang Lung</na></co>
<co c="0"><na f="l/Luo:Pei=Wen" pid="02/5153">Pei-Wen Luo</na></co>
<co c="0"><na f="p/Pan:Chi=Wen" pid="32/9611">Chi-Wen Pan</na></co>
<co c="0"><na f="p/Pan:Hsien=Yu" pid="29/2563">Hsien-Yu Pan</na></co>
<co c="0"><na f="r/Rong:Bor=Doou" pid="177/3927">Bor-Doou Rong</na></co>
<co c="0"><na f="s/Shiah:Chun" pid="177/4068">Chun Shiah</na></co>
<co c="0"><na f="s/Shih:Hsiu=Chuan" pid="23/9680">Hsiu-Chuan Shih</na></co>
<co c="0"><na f="s/Shih:Po=Lin" pid="177/4077">Po-Lin Shih</na></co>
<co c="0"><na f="s/Stolt:Patrick" pid="177/3983">Patrick Stolt</na></co>
<co c="0"><na f="s/Sung:Yu=Hui" pid="177/4080">Yu-Hui Sung</na></co>
<co c="0"><na f="s/Sung:Yu=Ling" pid="35/5160">Yu-Ling Sung</na></co>
<co c="0"><na f="t/Tomishima:Shigeki" pid="22/4237">Shigeki Tomishima</na></co>
<co c="1"><na f="t/Tsai:Wen=Che" pid="307/3114">Wen-Che Tsai</na></co>
<co c="0"><na f="t/Tseng:Tsu=Wei" pid="61/6167">Tsu-Wei Tseng</na></co>
<co c="1"><na f="t/Tseng:Yi=Li" pid="179/2047">Yi-Li Tseng</na></co>
<co c="0"><na f="w/Wu:Cheng=Wen" pid="74/1000">Cheng-Wen Wu</na></co>
<co c="0"><na f="w/Wu_0024:Wei" pid="95/6985-24">Wei Wu 0024</na></co>
<co c="0"><na f="y/Yang:Chi=Ping" pid="129/2151">Chi-Ping Yang</na></co>
<co c="0"><na f="y/Yang:Su=Meng" pid="39/3599">Su-Meng Yang</na></co>
<co c="2" n="2"><na f="y/Yuan:Tina_Chien=Wen" pid="126/1878">Tina Chien-Wen Yuan</na><na>Chien Wen Yuan</na></co>
</coauthors>
</dblpperson>

