{"id":"https://openalex.org/W1963756414","doi":"https://doi.org/10.1109/reconfig.2011.8","title":"Adaptive Multi-client Network-on-Chip Memory","display_name":"Adaptive Multi-client Network-on-Chip Memory","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W1963756414","doi":"https://doi.org/10.1109/reconfig.2011.8","mag":"1963756414"},"language":"en","primary_location":{"id":"doi:10.1109/reconfig.2011.8","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2011.8","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112618360","display_name":"Diana Goehringer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210111500","display_name":"Fraunhofer Institute of Optronics, System Technologies and Image Exploitation","ror":"https://ror.org/01zx97922","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210111500","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Diana Goehringer","raw_affiliation_strings":["Fraunhofer IOSB, Ettlingen, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer IOSB, Ettlingen, Germany","institution_ids":["https://openalex.org/I4210111500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049945062","display_name":"L. Meder","orcid":"https://orcid.org/0000-0002-1068-1255"},"institutions":[{"id":"https://openalex.org/I4210111500","display_name":"Fraunhofer Institute of Optronics, System Technologies and Image Exploitation","ror":"https://ror.org/01zx97922","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210111500","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Lukas Meder","raw_affiliation_strings":["Fraunhofer IOSB, Ettlingen, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer IOSB, Ettlingen, Germany","institution_ids":["https://openalex.org/I4210111500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael Hubner","raw_affiliation_strings":["Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","Karlsruhe Institute of Technology (KIT), Karlsruhe , Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT), Karlsruhe , Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Becker","raw_affiliation_strings":["Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","Karlsruhe Institute of Technology (KIT), Karlsruhe , Germany"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]},{"raw_affiliation_string":"Karlsruhe Institute of Technology (KIT), Karlsruhe , Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5112618360"],"corresponding_institution_ids":["https://openalex.org/I4210111500"],"apc_list":null,"apc_paid":null,"fwci":1.4003,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.81191293,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8240375518798828},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5838956236839294},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5634612441062927},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5455138683319092},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.540770411491394},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5225626826286316},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5224125385284424},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.47921496629714966},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4465383291244507},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.44036421179771423},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4358527660369873},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.43178796768188477},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42979976534843445},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4281969666481018},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42659708857536316},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.411819189786911},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.38872385025024414},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2509974241256714}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8240375518798828},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5838956236839294},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5634612441062927},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5455138683319092},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.540770411491394},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5225626826286316},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5224125385284424},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.47921496629714966},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4465383291244507},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.44036421179771423},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4358527660369873},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43178796768188477},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42979976534843445},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4281969666481018},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42659708857536316},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.411819189786911},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.38872385025024414},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2509974241256714},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/reconfig.2011.8","is_oa":false,"landing_page_url":"https://doi.org/10.1109/reconfig.2011.8","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Reconfigurable Computing and FPGAs","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W570130807","https://openalex.org/W1586025619","https://openalex.org/W2043548159","https://openalex.org/W2148808769","https://openalex.org/W2273795442","https://openalex.org/W2485222175"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W4248614727","https://openalex.org/W2296275612","https://openalex.org/W2564569739","https://openalex.org/W2155373950","https://openalex.org/W1554378476","https://openalex.org/W3048967625","https://openalex.org/W4242495027","https://openalex.org/W1975444747","https://openalex.org/W2354036839"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,35],"novel":[4],"approach":[5],"for":[6,41],"memory,":[8],"which":[9,81],"supports":[10],"the":[11,30,42,46,54,62,73,83,88],"flexibility":[12],"of":[13,20,38],"an":[14,97],"FPGA-based":[15,78],"dynamic":[16,36],"reconfigurable":[17],"System-on-Chip":[18],"consisting":[19],"heterogeneous":[21],"data":[22,49],"processing":[23,56,63],"nodes.":[24],"The":[25,67],"memory":[26,86,99],"is":[27,100],"accessible":[28],"via":[29],"Network-on-Chip":[31],"(NoC)":[32],"and":[33,70,87],"provides":[34],"mapping":[37],"address":[39],"space":[40],"different":[43],"clients":[44],"within":[45],"network.":[47],"Different":[48],"transfer":[50],"modes":[51],"support":[52],"especially":[53],"image":[55],"domain":[57],"where":[58],"burst":[59],"transfers":[60],"to":[61,96],"nodes":[64],"are":[65,82],"required.":[66],"presented":[68],"method":[69],"realization":[71],"overcomes":[72],"well":[74],"known":[75],"difficulties":[76],"in":[77],"multiprocessor":[79],"systems,":[80],"restricted":[84],"on-chip":[85],"fact,":[89],"that":[90],"normally":[91],"only":[92],"one":[93],"physical":[94],"channel":[95],"off-chip":[98],"available.":[101]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}