{"id":"https://openalex.org/W2760369633","doi":"https://doi.org/10.1109/iscas.2017.8050432","title":"A survey of path search algorithms for VLSI detailed routing","display_name":"A survey of path search algorithms for VLSI detailed routing","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2760369633","doi":"https://doi.org/10.1109/iscas.2017.8050432","mag":"2760369633"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2017.8050432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007867918","display_name":"St\u00e8phano M. M. Gon\u00e7alves","orcid":"https://orcid.org/0000-0001-8052-1022"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Stephano M. M. Goncalves","raw_affiliation_strings":["Technology Development Center, Federal University of Pelotas, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Technology Development Center, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar S. da Rosa","raw_affiliation_strings":["Technology Development Center, Federal University of Pelotas, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Technology Development Center, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe De S. Marques","raw_affiliation_strings":["Technology Development Center, Federal University of Pelotas, Pelotas, RS, BR"],"affiliations":[{"raw_affiliation_string":"Technology Development Center, Federal University of Pelotas, Pelotas, RS, BR","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007867918"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":1.1467,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.80258448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7354964017868042},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6744499206542969},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6726205348968506},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6119659543037415},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.5399053692817688},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.525574266910553},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.4740716516971588},{"id":"https://openalex.org/keywords/search-algorithm","display_name":"Search algorithm","score":0.4618816077709198},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3549482226371765},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.1756916046142578},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12054336071014404},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.05754542350769043}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7354964017868042},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6744499206542969},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6726205348968506},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6119659543037415},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.5399053692817688},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.525574266910553},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.4740716516971588},{"id":"https://openalex.org/C125583679","wikidata":"https://www.wikidata.org/wiki/Q755673","display_name":"Search algorithm","level":2,"score":0.4618816077709198},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3549482226371765},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.1756916046142578},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12054336071014404},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.05754542350769043}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2017.8050432","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2017.8050432","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1965469937","https://openalex.org/W1969483458","https://openalex.org/W1971267722","https://openalex.org/W1977985432","https://openalex.org/W1990141217","https://openalex.org/W2066757307","https://openalex.org/W2082473446","https://openalex.org/W2109102305","https://openalex.org/W2147187626","https://openalex.org/W2153580689","https://openalex.org/W2163929525","https://openalex.org/W2168611993","https://openalex.org/W4246008302","https://openalex.org/W4246383085","https://openalex.org/W4247156909","https://openalex.org/W4253377426"],"related_works":["https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457","https://openalex.org/W2555559350","https://openalex.org/W1971663816","https://openalex.org/W2113362813","https://openalex.org/W2108305519","https://openalex.org/W1242343826","https://openalex.org/W2001312276","https://openalex.org/W4241849776"],"abstract_inverted_index":{"The":[0,69,96],"path":[1,22,49,120],"search":[2,23,50,121],"problem":[3],"is":[4,13,102,111,114],"very":[5],"common":[6],"in":[7,14,33,59,85,123],"computing.":[8],"One":[9],"of":[10,20,35,66],"its":[11],"applications":[12],"the":[15,21,89,92,105],"VLSI":[16],"routing.":[17,125],"Since":[18],"most":[19],"algorithms":[24,71],"used":[25,79],"today":[26],"are":[27,72],"old,":[28],"their":[29],"evaluation":[30],"took":[31],"place":[32],"out":[34],"date":[36],"scenarios,":[37],"such":[38],"as":[39,52,54],"small":[40],"2D":[41],"grid":[42],"graphs.":[43],"Thus,":[44],"this":[45],"work":[46],"presents":[47],"some":[48],"algorithms,":[51,107],"well":[53],"an":[55],"experiment":[56],"comparing":[57],"them":[58],"a":[60,115,119],"scenario":[61],"similar":[62],"to":[63,87],"detailed":[64,93,124],"routing":[65,94],"integrated":[67],"circuits.":[68],"presented":[70],"Soukup's,":[73],"A*,":[74],"LCS*":[75],"and":[76,83,108],"Hetzel's.":[77],"We":[78],"ISPD":[80],"2008":[81],"benchmarks":[82],"FastRoute4":[84],"order":[86],"create":[88],"input":[90],"for":[91,118],"experiment.":[95],"results":[97],"show":[98],"that":[99],"Hetzel's":[100],"algorithm":[101,122],"faster":[103],"than":[104],"compared":[106],"since":[109],"it":[110,113],"optimal,":[112],"better":[116],"choice":[117]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}