{"id":"https://openalex.org/W1628733982","doi":"https://doi.org/10.1109/iscas.2006.1693840","title":"Analysis and VLSI architecture of update step in motion-compensated temporal filtering","display_name":"Analysis and VLSI architecture of update step in motion-compensated temporal filtering","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1628733982","doi":"https://doi.org/10.1109/iscas.2006.1693840","mag":"1628733982"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089370554","display_name":"Chih-Chi Cheng","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chih-Chi Cheng","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056088829","display_name":"Ching-Yeh Chen","orcid":"https://orcid.org/0000-0003-4952-3024"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Yeh Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012390648","display_name":"Yi\u2010Hau Chen","orcid":"https://orcid.org/0000-0003-4038-9439"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Hau Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071031607","display_name":"Liang\u2010Gee Chen","orcid":"https://orcid.org/0000-0001-9746-9355"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Liang-Gee Chen","raw_affiliation_strings":["DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei"],"affiliations":[{"raw_affiliation_string":"DSP/IC Design Laboratory, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"Dept. of Electr. Eng, Nat. Taiwan Univ., Taipei","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089370554"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06617867,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8042628765106201},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.712415874004364},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6639454364776611},{"id":"https://openalex.org/keywords/motion-estimation","display_name":"Motion estimation","score":0.5688328742980957},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5435424447059631},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5000379085540771},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.495889276266098},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4903988838195801},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4819467067718506},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.47272437810897827},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4686426818370819},{"id":"https://openalex.org/keywords/motion-compensation","display_name":"Motion compensation","score":0.4672068953514099},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.460550457239151},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4596076011657715},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42513716220855713},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42225033044815063},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.41547706723213196},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.393297404050827},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3593316674232483},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24067243933677673},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08232563734054565},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07710808515548706}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8042628765106201},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.712415874004364},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6639454364776611},{"id":"https://openalex.org/C10161872","wikidata":"https://www.wikidata.org/wiki/Q557891","display_name":"Motion estimation","level":2,"score":0.5688328742980957},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5435424447059631},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5000379085540771},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.495889276266098},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4903988838195801},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4819467067718506},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.47272437810897827},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4686426818370819},{"id":"https://openalex.org/C128840427","wikidata":"https://www.wikidata.org/wiki/Q1302174","display_name":"Motion compensation","level":2,"score":0.4672068953514099},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.460550457239151},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4596076011657715},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42513716220855713},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42225033044815063},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.41547706723213196},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.393297404050827},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3593316674232483},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24067243933677673},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08232563734054565},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07710808515548706},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2006.1693840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:140.112.114.62:246246/200704191001133","is_oa":false,"landing_page_url":"http://ntur.lib.ntu.edu.tw//handle/246246/200704191001133","pdf_url":null,"source":{"id":"https://openalex.org/S4306402491","display_name":"NTUR (\u81fa\u7063\u6a5f\u69cb\u5178\u85cf)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I16733864","host_organization_name":"National Taiwan University","host_organization_lineage":["https://openalex.org/I16733864"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1508344514","https://openalex.org/W1626548888","https://openalex.org/W1974940028","https://openalex.org/W2123383144","https://openalex.org/W2144820986","https://openalex.org/W2181084877","https://openalex.org/W6736528030"],"related_works":["https://openalex.org/W1579157894","https://openalex.org/W1967654336","https://openalex.org/W2060632806","https://openalex.org/W1530267862","https://openalex.org/W2995690499","https://openalex.org/W1494405360","https://openalex.org/W2050955821","https://openalex.org/W2153529351","https://openalex.org/W2169116484","https://openalex.org/W2040149295"],"abstract_inverted_index":{"Motion-compensated":[0],"temporal":[1],"filtering":[2],"(MCTF)":[3],"is":[4,46,71,82],"the":[5,9,37,61,86],"core":[6],"technology":[7],"of":[8,40,89],"next":[10],"generation":[11],"scalable":[12],"video":[13],"coding":[14],"schemes.":[15],"There":[16],"are":[17],"two":[18],"key":[19],"steps":[20],"in":[21,74],"MCTF":[22],"process,":[23],"prediction":[24,90],"step":[25,42,51],"and":[26,59],"update":[27,41,50],"step.":[28,91],"In":[29],"this":[30],"paper,":[31],"an":[32],"efficient":[33],"scheme":[34,52],"along":[35],"with":[36],"hardware":[38,80,87],"architecture":[39],"for":[43],"VLSI":[44],"implementation":[45],"proposed.":[47],"The":[48],"proposed":[49],"can":[53],"reduce":[54],"55%":[55],"off-chip":[56],"memory":[57,69],"access":[58,63,70],"turn":[60],"irregular":[62],"into":[64],"regular":[65],"access.":[66],"25%":[67],"on-chip":[68],"also":[72],"reduced":[73],"deriving":[75],"inverse":[76],"motion":[77],"vectors.":[78],"80%":[79],"area":[81],"saved":[83],"by":[84],"reusing":[85],"resources":[88]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}