{"id":"https://openalex.org/W1494497757","doi":"https://doi.org/10.1109/iscas.2006.1693720","title":"2-Level FIFO Architecture Design for Switch Fabrics in Network-on-Chip","display_name":"2-Level FIFO Architecture Design for Switch Fabrics in Network-on-Chip","publication_year":2006,"publication_date":"2006-09-22","ids":{"openalex":"https://openalex.org/W1494497757","doi":"https://doi.org/10.1109/iscas.2006.1693720","mag":"1494497757"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2006.1693720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066525875","display_name":"Po-Tsang Huang","orcid":"https://orcid.org/0000-0001-8679-2755"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Po-Tsang Huang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng., National Chiao Tung Univ., HsinChu"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng., National Chiao Tung Univ., HsinChu","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111568152","display_name":"Wei Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei Hwang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","Dept. of Electron. Eng., National Chiao Tung Univ., HsinChu"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of electronics, and Microelectronics and Information Systems Research Center, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Dept. of Electron. Eng., National Chiao Tung Univ., HsinChu","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5066525875"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":1.2071,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.80185331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"4863","last_page":"4866"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.9101113080978394},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.733673095703125},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.7087093591690063},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7008293867111206},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.558623731136322},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5423683524131775},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5217998027801514},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.49415257573127747},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45023852586746216},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3791152834892273},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33907684683799744},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.32628485560417175},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.12659361958503723}],"concepts":[{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.9101113080978394},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.733673095703125},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.7087093591690063},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7008293867111206},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.558623731136322},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5423683524131775},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5217998027801514},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.49415257573127747},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45023852586746216},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3791152834892273},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33907684683799744},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.32628485560417175},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.12659361958503723},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2006.1693720","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2006.1693720","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321040","display_name":"National Science Council","ror":"https://ror.org/02kv4zf79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1498511021","https://openalex.org/W1569685617","https://openalex.org/W2103538690","https://openalex.org/W2110094596","https://openalex.org/W2169731778","https://openalex.org/W2171755341","https://openalex.org/W4231888422"],"related_works":["https://openalex.org/W2368144324","https://openalex.org/W1494497757","https://openalex.org/W2135981148","https://openalex.org/W2014284947","https://openalex.org/W4238487776","https://openalex.org/W2065289416","https://openalex.org/W2388672758","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W2017236304"],"abstract_inverted_index":{"The":[0,12,34,61,76,92],"network-on-chip":[1,87],"(NoC)":[2],"architecture":[3,14,37,78],"provides":[4],"the":[5,19,26,31,42,45,58,64,72,96],"integrated":[6],"solution":[7],"for":[8,71],"system-on-chip":[9],"(SoC)":[10],"design.":[11],"buffer":[13,54,59],"and":[15,23,48,68,81,90],"sizes,":[16],"however,":[17],"dominate":[18],"performance":[20,51],"of":[21,28,44,63,95],"NoC":[22],"influence":[24],"on":[25],"design":[27,43],"arbiters":[29],"in":[30],"switch":[32],"fabrics.":[33],"2-level":[35,97],"FIFO":[36,77,98],"is":[38,79],"proposed.":[39],"It":[40],"simplifies":[41],"arbitration":[46],"algorithm":[47],"gets":[49],"better":[50],"than":[52],"other":[53],"architectures":[55],"without":[56],"increasing":[57],"sizes.":[60],"concept":[62],"shared":[65],"memory":[66],"mechanism":[67],"multiple":[69],"accesses":[70],"buffers":[73],"are":[74],"developed.":[75],"implemented":[80],"simulated":[82],"with":[83],"TSMC":[84],"0.13/spl":[85],"mu/m":[86],"by":[88],"HSPICE":[89],"Verilog.":[91],"operation":[93],"frequency":[94],"reaches":[99],"400MHz.":[100]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}