{"id":"https://openalex.org/W2140181188","doi":"https://doi.org/10.1002/cta.2003","title":"Crosstalk cancelling voltage\u2010mode driver for multi\u2010Gbps parallel DRAM interface","display_name":"Crosstalk cancelling voltage\u2010mode driver for multi\u2010Gbps parallel DRAM interface","publication_year":2014,"publication_date":"2014-05-16","ids":{"openalex":"https://openalex.org/W2140181188","doi":"https://doi.org/10.1002/cta.2003","mag":"2140181188"},"language":"en","primary_location":{"id":"doi:10.1002/cta.2003","is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.2003","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100327662","display_name":"Young\u2010Hoon Kim","orcid":"https://orcid.org/0000-0003-1810-6885"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Younghoon Kim","raw_affiliation_strings":["Integrated Circuits Lab. Department of Electronic Engineering Hanyang University  Seoul Korea","Integrated Circuits Lab. Department of Electronic Engineering; Hanyang University; Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Lab. Department of Electronic Engineering Hanyang University  Seoul Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Integrated Circuits Lab. Department of Electronic Engineering; Hanyang University; Seoul Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091297210","display_name":"Changsik Yoo","orcid":"https://orcid.org/0000-0001-7945-5400"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Changsik Yoo","raw_affiliation_strings":["Integrated Circuits Lab. Department of Electronic Engineering Hanyang University  Seoul Korea","Integrated Circuits Lab. Department of Electronic Engineering; Hanyang University; Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Lab. Department of Electronic Engineering Hanyang University  Seoul Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Integrated Circuits Lab. Department of Electronic Engineering; Hanyang University; Seoul Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5091297210"],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13951626,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"43","issue":"9","first_page":"1175","last_page":"1182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8384295701980591},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6354036331176758},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.5931099653244019},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5543762445449829},{"id":"https://openalex.org/keywords/driver-circuit","display_name":"Driver circuit","score":0.5293985605239868},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5263444185256958},{"id":"https://openalex.org/keywords/capacitive-coupling","display_name":"Capacitive coupling","score":0.5250306725502014},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4779641330242157},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4497150182723999},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.40321385860443115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26839596033096313}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8384295701980591},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6354036331176758},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.5931099653244019},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5543762445449829},{"id":"https://openalex.org/C183848499","wikidata":"https://www.wikidata.org/wiki/Q4167572","display_name":"Driver circuit","level":3,"score":0.5293985605239868},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5263444185256958},{"id":"https://openalex.org/C68278764","wikidata":"https://www.wikidata.org/wiki/Q444167","display_name":"Capacitive coupling","level":3,"score":0.5250306725502014},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4779641330242157},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4497150182723999},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.40321385860443115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26839596033096313}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/cta.2003","is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.2003","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7599999904632568}],"awards":[{"id":"https://openalex.org/G7914049429","display_name":null,"funder_award_id":"2013R1A2A2A01004958","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2048566714","https://openalex.org/W2080728704","https://openalex.org/W2085424870","https://openalex.org/W2129065165","https://openalex.org/W2169980127"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W2098207691","https://openalex.org/W3148568549","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2269474412","https://openalex.org/W4386903460","https://openalex.org/W4211178602","https://openalex.org/W2433923775","https://openalex.org/W2537599394"],"abstract_inverted_index":{"Summary":[0],"For":[1],"multi\u2010Gb/s/pin":[2],"parallel":[3],"dynamic":[4],"random":[5],"access":[6],"memory":[7],"(DRAM)":[8],"interface,":[9],"a":[10,23,48,81],"crosstalk":[11,63,75],"cancelling":[12,76],"voltage\u2010mode":[13,18,77],"driver":[14,19,25,42,78],"is":[15,20,32,58],"proposed.":[16],"The":[17,37,73],"composed":[21],"of":[22,39],"main":[24,41],"and":[26,43,65],"sub\u2010drivers":[27,44,67],"where":[28],"the":[29,35,40,52,62,66,89],"cancellation":[30,64],"signal":[31],"generated":[33],"by":[34,47,61,93],"sub\u2010drivers.":[36],"outputs":[38],"are":[45],"combined":[46],"capacitive":[49],"coupling":[50],"so":[51],"direct":[53],"current":[54],"(DC)":[55],"output":[56],"swing":[57],"not":[59,69],"affected":[60],"may":[68],"consume":[70],"DC":[71],"power.":[72],"proposed":[74],"implemented":[79],"in":[80],"0.11\u2010\u00b5m":[82],"complementary":[83],"metal\u2010oxide":[84],"semiconductor":[85],"(CMOS)":[86],"technology":[87],"improves":[88],"horizontal":[90],"eye":[91],"openings":[92],"22.6":[94],"ps":[95],"at":[96],"4\u2010Gbps/pin.":[97],"Copyright":[98],"\u00a9":[99],"2014":[100],"John":[101],"Wiley":[102],"&":[103],"Sons,":[104],"Ltd.":[105]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}