{"id":"https://openalex.org/W1928682151","doi":"https://doi.org/10.1002/cta.1981","title":"A 5.25\u2010V\u2010tolerant bidirectional I/O circuit in a 28\u2010nm CMOS process","display_name":"A 5.25\u2010V\u2010tolerant bidirectional I/O circuit in a 28\u2010nm CMOS process","publication_year":2014,"publication_date":"2014-03-05","ids":{"openalex":"https://openalex.org/W1928682151","doi":"https://doi.org/10.1002/cta.1981","mag":"1928682151"},"language":"en","primary_location":{"id":"doi:10.1002/cta.1981","is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.1981","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110274198","display_name":"Keun\u2010Seon Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Keun\u2010Seon Ahn","raw_affiliation_strings":["Integrated Circuits Lab. Department of Electronic Engineering Hanyang University Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Lab. Department of Electronic Engineering Hanyang University Seoul Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007636654","display_name":"Jae\u2010Woo Park","orcid":"https://orcid.org/0000-0002-7916-6809"},"institutions":[{"id":"https://openalex.org/I3798612","display_name":"Andong Science University","ror":"https://ror.org/01prjex52","country_code":"KR","type":"education","lineage":["https://openalex.org/I3798612"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae\u2010Woo Park","raw_affiliation_strings":["SMARTphy Inc. Seong\u2010Nam City Kyong\u2010Ki\u2010Do Korea","SMARTphy Inc., Seong-Nam City, Kyong-Ki-Do, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"SMARTphy Inc. Seong\u2010Nam City Kyong\u2010Ki\u2010Do Korea","institution_ids":["https://openalex.org/I3798612"]},{"raw_affiliation_string":"SMARTphy Inc., Seong-Nam City, Kyong-Ki-Do, Korea#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091297210","display_name":"Changsik Yoo","orcid":"https://orcid.org/0000-0001-7945-5400"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Changsik Yoo","raw_affiliation_strings":["Integrated Circuits Lab. Department of Electronic Engineering Hanyang University Seoul Korea"],"affiliations":[{"raw_affiliation_string":"Integrated Circuits Lab. Department of Electronic Engineering Hanyang University Seoul Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091297210"],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":{"value":3660,"currency":"USD","value_usd":3660},"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55942413,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"43","issue":"6","first_page":"822","last_page":"828"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7436713576316833},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.711772620677948},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.6219322681427002},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.5869948267936707},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.55499267578125},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.5407031178474426},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4844639301300049},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.46394631266593933},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3376261293888092},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20940759778022766}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7436713576316833},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.711772620677948},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.6219322681427002},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.5869948267936707},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.55499267578125},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.5407031178474426},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4844639301300049},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.46394631266593933},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3376261293888092},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20940759778022766}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1002/cta.1981","is_oa":false,"landing_page_url":"https://doi.org/10.1002/cta.1981","pdf_url":null,"source":{"id":"https://openalex.org/S92132303","display_name":"International Journal of Circuit Theory and Applications","issn_l":"0098-9886","issn":["0098-9886","1097-007X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310320595","host_organization_name":"Wiley","host_organization_lineage":["https://openalex.org/P4310320595"],"host_organization_lineage_names":["Wiley"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Journal of Circuit Theory and Applications","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1589632217","https://openalex.org/W1591537565","https://openalex.org/W2098629800","https://openalex.org/W2152397656","https://openalex.org/W2155127032","https://openalex.org/W2164902374"],"related_works":["https://openalex.org/W4254968926","https://openalex.org/W2542162669","https://openalex.org/W1977042749","https://openalex.org/W2606572865","https://openalex.org/W2121451436","https://openalex.org/W2078152308","https://openalex.org/W1608296848","https://openalex.org/W2115248544","https://openalex.org/W2049062674","https://openalex.org/W2975003965"],"abstract_inverted_index":{"Summary":[0],"A":[1],"5.25\u2010V\u2010tolerant":[2,84],"bidirectional":[3,85],"I/O":[4,28,52,65,76,86],"circuit":[5,29,66,87],"has":[6],"been":[7],"developed":[8],"in":[9],"a":[10],"28\u2010nm":[11],"standard":[12],"complementary":[13],"metal\u2010oxide\u2010semiconductor":[14,61],"(CMOS)":[15],"process":[16],"with":[17],"only":[18],"0.9":[19],"and":[20],"1.8":[21],"V":[22],"transistors.":[23],"The":[24,54,83],"transistors":[25,37,62],"of":[26,50,58,63,74,94],"the":[27,47,51,59,64,71,75],"are":[30],"protected":[31],"from":[32],"over\u2010voltage":[33],"stress":[34],"by":[35],"cascode":[36],"whose":[38],"gate":[39],"bias":[40,56],"level":[41,49,57,73],"is":[42,67],"adaptively":[43],"controlled":[44],"according":[45],"to":[46,70,78],"voltage":[48,72],"pad.":[53],"n\u2010well":[55],"p\u2010type":[60],"also":[68],"adapted":[69],"pad":[77],"prevent":[79],"any":[80],"junction":[81],"leakage.":[82],"occupies":[88],"40":[89],"\u00b5m":[90,93],"\u00d7":[91],"170":[92],"silicon":[95],"area.":[96],"Copyright":[97],"\u00a9":[98],"2014":[99],"John":[100],"Wiley":[101],"&":[102],"Sons,":[103],"Ltd.":[104]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}