{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:55:17Z","timestamp":1773248117458,"version":"3.50.1"},"reference-count":87,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2021,1,15]],"date-time":"2021-01-15T00:00:00Z","timestamp":1610668800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"crossref","award":["CCF-1908131"],"award-info":[{"award-number":["CCF-1908131"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","award":["2020-CT-2934"],"award-info":[{"award-number":["2020-CT-2934"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2021,7,31]]},"abstract":"<jats:p>Assertions are widely used for functional validation as well as coverage analysis for both software and hardware designs. Assertions enable runtime error detection as well as faster localization of errors. While there is a vast literature on both software and hardware assertions for monitoring functional scenarios, there is limited effort in utilizing assertions to monitor System-on-Chip (SoC) security vulnerabilities. We have identified common SoC security vulnerabilities and defined several classes of assertions to enable runtime checking of security vulnerabilities. A major challenge in assertion-based validation is how to activate the security assertions to ensure that they are valid. While existing test generation using model checking is promising, it cannot generate directed tests for large designs due to state space explosion. We propose an automated and scalable mechanism to generate directed tests using a combination of symbolic execution and concrete simulation of RTL models. Experimental results on diverse benchmarks demonstrate that the directed tests are able to activate security assertions non-vacuously.<\/jats:p>","DOI":"10.1145\/3441297","type":"journal-article","created":{"date-parts":[[2021,1,15]],"date-time":"2021-01-15T11:05:37Z","timestamp":1610708737000},"page":"1-28","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["Directed Test Generation for Activation of Security Assertions in RTL Models"],"prefix":"10.1145","volume":"26","author":[{"given":"Hasini","family":"Witharana","sequence":"first","affiliation":[{"name":"University of Florida, USA"}]},{"given":"Yangdi","family":"Lyu","sequence":"additional","affiliation":[{"name":"University of Florida, USA"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[{"name":"University of Florida, USA"}]}],"member":"320","published-online":{"date-parts":[[2021,1,15]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045731"},{"key":"e_1_2_1_2_1","volume-title":"Lacey","author":"Foster Harry D.","year":"2004","unstructured":"Harry D. Foster , Adam C. Krolnik , and David J . Lacey . 2004 . Assertion-based Design. Springer Science 8 Business Media, Berlin. Harry D. Foster, Adam C. Krolnik, and David J. Lacey. 2004. Assertion-based Design. Springer Science 8 Business Media, Berlin."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041846"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201910)","author":"Chen Mingsong","year":"2010","unstructured":"Mingsong Chen , Xiaoke Qin , and Prabhat Mishra . 2010 . Efficient decision ordering techniques for SAT-based test generation . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201910) . IEEE, 490--495. Mingsong Chen, Xiaoke Qin, and Prabhat Mishra. 2010. Efficient decision ordering techniques for SAT-based test generation. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201910). IEEE, 490--495."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801239"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2868362"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045731"},{"key":"e_1_2_1_8_1","volume-title":"Automation and Test in Europe Conference and Exhibition (DATE\u201919)","author":"Lyu Yangdi","year":"2019","unstructured":"Yangdi Lyu , Alif Ahmed , and Prabhat Mishra . 2019 . Automated activation of multiple targets in RTL models using concolic testing. In 2019 Design , Automation and Test in Europe Conference and Exhibition (DATE\u201919) . IEEE, Florence, Italy, 354--359. Yangdi Lyu, Alif Ahmed, and Prabhat Mishra. 2019. Automated activation of multiple targets in RTL models using concolic testing. In 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE\u201919). IEEE, Florence, Italy, 354--359."},{"key":"e_1_2_1_9_1","volume-title":"Post-Silicon Validation and Debug","author":"Mishra Prabhat","unstructured":"Prabhat Mishra and Farimah Farahmandi . 2019. Post-Silicon Validation and Debug . Springer , Berlin . Prabhat Mishra and Farimah Farahmandi. 2019. Post-Silicon Validation and Debug. Springer, Berlin."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342260"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2997644"},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the IEEE International Conference on Computer Design (ICCD\u201917)","author":"Farahmandi Farimah","year":"2017","unstructured":"Farimah Farahmandi and Prabhat Mishra . 2017 . Automated debugging of arithmetic circuits using incremental gr\u00f6bner basis reduction . In Proceedings of the IEEE International Conference on Computer Design (ICCD\u201917) . IEEE, 193--200. Farimah Farahmandi and Prabhat Mishra. 2017. Automated debugging of arithmetic circuits using incremental gr\u00f6bner basis reduction. In Proceedings of the IEEE International Conference on Computer Design (ICCD\u201917). IEEE, 193--200."},{"key":"e_1_2_1_13_1","volume-title":"System-level Validation: High-level Modeling and Directed Test Generation Techniques","author":"Chen Mingsong","year":"2012","unstructured":"Mingsong Chen , Xiaoke Qin , Heon-Mo Koo , and Prabhat Mishra . 2012 . System-level Validation: High-level Modeling and Directed Test Generation Techniques . Springer , Berlin . Mingsong Chen, Xiaoke Qin, Heon-Mo Koo, and Prabhat Mishra. 2012. System-level Validation: High-level Modeling and Directed Test Generation Techniques. Springer, Berlin."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045449"},{"key":"e_1_2_1_15_1","volume-title":"System-Level Validation: High-Level Modeling and Directed Test Generation Techniques","author":"Chen Mingsong","unstructured":"Mingsong Chen , Xiaoke Qin , Heon-Mo Koo , and Prabhat Mishra . 2012. System-Level Validation: High-Level Modeling and Directed Test Generation Techniques . Springer , Berlin . Mingsong Chen, Xiaoke Qin, Heon-Mo Koo, and Prabhat Mishra. 2012. System-Level Validation: High-Level Modeling and Directed Test Generation Techniques. Springer, Berlin."},{"key":"e_1_2_1_16_1","volume-title":"Peled","author":"Clarke Edmund M.","year":"1999","unstructured":"Edmund M. Clarke Jr . , Orna Grumberg , and Doron A . Peled . 1999 . Model Checking. In The MIT Press. Springer , Berlin. Edmund M. Clarke Jr. , Orna Grumberg, and Doron A. Peled. 1999. Model Checking. In The MIT Press. Springer, Berlin."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2220336.2220350"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209297"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.49"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5452-x"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1550987.1550995"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367051"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0823"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201912)","author":"Qin Xiaoke","year":"2012","unstructured":"Xiaoke Qin and Prabhat Mishra . 2012 . Automated generation of directed tests for transition coverage in cache coherence protocols . In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201912) . IEEE, 3--8. Xiaoke Qin and Prabhat Mishra. 2012. Automated generation of directed tests for transition coverage in cache coherence protocols. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE\u201912). IEEE, 3--8."},{"key":"e_1_2_1_25_1","volume-title":"Proceedings of the Design, Automation and Test in Europe. IEEE, 1--6.","author":"Chen Mingsong","year":"2011","unstructured":"Mingsong Chen and Prabhat Mishra . 2011 . Decision ordering-based property decomposition for functional test generation . In Proceedings of the Design, Automation and Test in Europe. IEEE, 1--6. Mingsong Chen and Prabhat Mishra. 2011. Decision ordering-based property decomposition for functional test generation. In Proceedings of the Design, Automation and Test in Europe. IEEE, 1--6."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.105"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2010.47"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629953"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.72"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the Design Automation and Test in Europe Conference","volume":"1","author":"Koo Heon-Mo","year":"2006","unstructured":"Heon-Mo Koo and Prabhat Mishra . 2006 . Functional test generation using property decompositions for validation of pipelined processors . In Proceedings of the Design Automation and Test in Europe Conference , Vol. 1 . IEEE, 1--6. Heon-Mo Koo and Prabhat Mishra. 2006. Functional test generation using property decompositions for validation of pipelined processors. In Proceedings of the Design Automation and Test in Europe Conference, Vol. 1. IEEE, 1--6."},{"key":"e_1_2_1_31_1","volume-title":"Germany. In Proceedings of the Design, Automation and Test in Europe. IEEE, 678--683","author":"Mishra Prabhat","year":"2005","unstructured":"Prabhat Mishra and Nikil Dutt . 2005 . Munich , Germany. In Proceedings of the Design, Automation and Test in Europe. IEEE, 678--683 . Prabhat Mishra and Nikil Dutt. 2005. Munich, Germany. In Proceedings of the Design, Automation and Test in Europe. IEEE, 678--683."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268846"},{"key":"e_1_2_1_33_1","volume-title":"System-on-Chip Security: Validation and Verification","author":"Farahmandi Farimah","unstructured":"Farimah Farahmandi , Yuanwen Huang , and Prabhat Mishra . 2019. System-on-Chip Security: Validation and Verification . Springer Nature . Farimah Farahmandi, Yuanwen Huang, and Prabhat Mishra. 2019. System-on-Chip Security: Validation and Verification. Springer Nature."},{"key":"e_1_2_1_34_1","volume-title":"Hardware IP Security and Trust","author":"Mishra Prabhat","unstructured":"Prabhat Mishra , Swarup Bhunia , and Mark Tehranipoor . 2017. Hardware IP Security and Trust . Springer . Prabhat Mishra, Swarup Bhunia, and Mark Tehranipoor. 2017. Hardware IP Security and Trust. Springer."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3019984"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431595"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624854"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.55"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858388"},{"key":"e_1_2_1_40_1","volume-title":"CUTE and jCUTE: Concolic unit testing and explicit path model-checking tools","author":"Sen Koushik","unstructured":"Koushik Sen and Gul Agha . 2006. CUTE and jCUTE: Concolic unit testing and explicit path model-checking tools . In Computer Aided Verification, Thomas Ball and Robert B. Jones (Eds.). Springer , Berlin , 419--423. Koushik Sen and Gul Agha. 2006. CUTE and jCUTE: Concolic unit testing and explicit path model-checking tools. In Computer Aided Verification, Thomas Ball and Robert B. Jones (Eds.). Springer, Berlin, 419--423."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065036"},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI\u201908)","author":"Cadar Cristian","year":"2008","unstructured":"Cristian Cadar , Daniel Dunbar , and Dawson Engler . 2008 . KLEE: Unassisted and automatic generation of high-coverage tests for complex systems programs . In Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI\u201908) . USENIX Association, Berkeley, CA, 209--224. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id= 1855741.1855756. Cristian Cadar, Daniel Dunbar, and Dawson Engler. 2008. KLEE: Unassisted and automatic generation of high-coverage tests for complex systems programs. In Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI\u201908). USENIX Association, Berkeley, CA, 209--224. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=1855741.1855756."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2110356.2110358"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.1996.493403"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2012.08.061"},{"key":"e_1_2_1_46_1","volume-title":"IEEE standard for property specification language (PSL)","author":"IEEE.","year":"1850","unstructured":"IEEE. 2010. IEEE standard for property specification language (PSL) . IEEE Std 1850 --2010 (Revision of IEEE Std 1850--2005) (2010), 1--182. IEEE. 2010. IEEE standard for property specification language (PSL). IEEE Std 1850--2010 (Revision of IEEE Std 1850--2005) (2010), 1--182."},{"key":"e_1_2_1_47_1","volume-title":"IEEE standard for SystemVerilog--Unified hardware design, specification, and verification language","author":"IEEE.","year":"1800","unstructured":"IEEE. 2013. IEEE standard for SystemVerilog--Unified hardware design, specification, and verification language . IEEE Std 1800 --2012 (Revision of IEEE Std 1800--2009) (2013), 1--1315. IEEE. 2013. IEEE standard for SystemVerilog--Unified hardware design, specification, and verification language. IEEE Std 1800--2012 (Revision of IEEE Std 1800--2009) (2013), 1--1315."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01257083"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46002-0_21"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20398-5_3"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.26"},{"key":"e_1_2_1_52_1","volume-title":"Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201906)","author":"Foster Harry","year":"2006","unstructured":"Harry Foster , Kenneth Larsen , and Mike Turpin . 2006 . Introduction to the new accellera open verification library . In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201906) . Citeseer. Harry Foster, Kenneth Larsen, and Mike Turpin. 2006. Introduction to the new accellera open verification library. In Proceedings of the Design and Verification Conference and Exhibition (DVCon\u201906). Citeseer."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/390016.808445"},{"key":"e_1_2_1_54_1","volume-title":"Kim Guldstrand Larsen (Eds.)","author":"Cimatti Alessandro","unstructured":"Alessandro Cimatti , Edmund Clarke , Enrico Giunchiglia , Fausto Giunchiglia , Marco Pistore , Marco Roveri , Roberto Sebastiani , and Armando Tacchella . 2002. NuSMV 2: An opensource tool for symbolic model checking . In Computer Aided Verification, Ed Brinksma and Kim Guldstrand Larsen (Eds.) . Springer , Berlin , 359--364. Alessandro Cimatti, Edmund Clarke, Enrico Giunchiglia, Fausto Giunchiglia, Marco Pistore, Marco Roveri, Roberto Sebastiani, and Armando Tacchella. 2002. NuSMV 2: An opensource tool for symbolic model checking. In Computer Aided Verification, Ed Brinksma and Kim Guldstrand Larsen (Eds.). Springer, Berlin, 359--364."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342260"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802505"},{"key":"e_1_2_1_57_1","first-page":"5","article-title":"Accelerating assertion coverage with adaptive testbenches","volume":"27","author":"Pal B.","year":"2008","unstructured":"B. Pal , A. Banerjee , A. Sinha , and P. Dasgupta . 2008 . Accelerating assertion coverage with adaptive testbenches . IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 27 , 5 (May 2008), 967--972. DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2008.917975 10.1109\/TCAD.2008.917975 B. Pal, A. Banerjee, A. Sinha, and P. Dasgupta. 2008. Accelerating assertion coverage with adaptive testbenches. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 27, 5 (May 2008), 967--972. DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2008.917975","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1531542.1531563"},{"key":"e_1_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2534397"},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the IEEE Computer Society Annual Symposium on VLSI. IEEE, 7--12","author":"Mukherjee R.","year":"2015","unstructured":"R. Mukherjee , D. Kroening , and T. Melham . 2015. Hardware verification using software analyzers . In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. IEEE, 7--12 . DOI:http:\/\/dx.doi.org\/10.1109\/ISVLSI. 2015 .107 10.1109\/ISVLSI.2015.107 R. Mukherjee, D. Kroening, and T. Melham. 2015. Hardware verification using software analyzers. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI. IEEE, 7--12. DOI:http:\/\/dx.doi.org\/10.1109\/ISVLSI.2015.107"},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2714641"},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of the 23rd Asia and South Pacific Design Automation Conference (ASP-DAC\u201918)","author":"Wang C.","year":"2018","unstructured":"C. Wang , Y. Cai , Q. Zhou , and H. Wang . 2018. ASAX: Automatic security assertion extraction for detecting Hardware Trojans . In Proceedings of the 23rd Asia and South Pacific Design Automation Conference (ASP-DAC\u201918) . IEEE, 84--89. DOI:http:\/\/dx.doi.org\/10.1109\/ASPDAC. 2018 .8297287 10.1109\/ASPDAC.2018.8297287 C. Wang, Y. Cai, Q. Zhou, and H. Wang. 2018. ASAX: Automatic security assertion extraction for detecting Hardware Trojans. In Proceedings of the 23rd Asia and South Pacific Design Automation Conference (ASP-DAC\u201918). IEEE, 84--89. DOI:http:\/\/dx.doi.org\/10.1109\/ASPDAC.2018.8297287"},{"key":"e_1_2_1_63_1","unstructured":"National Institute of Standards and Technology. 2020. National Vulnerability Database. Retrieved from https:\/\/nvd.nist.gov.  National Institute of Standards and Technology. 2020. National Vulnerability Database. Retrieved from https:\/\/nvd.nist.gov."},{"key":"e_1_2_1_64_1","unstructured":"Yangdi Lyu and Prabhat Mishra. 2020. System-on-Chip Security Assertions. Retrieved from arxiv:eess.SY\/2001.06719.  Yangdi Lyu and Prabhat Mishra. 2020. System-on-Chip Security Assertions. Retrieved from arxiv:eess.SY\/2001.06719."},{"key":"e_1_2_1_65_1","unstructured":"Arm Ltd. 2020. ARM TrustZone. Retrieved from https:\/\/developer.arm.com\/technologies\/trustzone.  Arm Ltd. 2020. ARM TrustZone. Retrieved from https:\/\/developer.arm.com\/technologies\/trustzone."},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_2_1_67_1","volume-title":"Proceedings of the 27th USENIX Security Symposium (USENIXSecurity\u201918)","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , et\u00a0al. 2018 . Meltdown: Reading kernel memory from user space . In Proceedings of the 27th USENIX Security Symposium (USENIXSecurity\u201918) . 973--990. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, et\u00a0al. 2018. Meltdown: Reading kernel memory from user space. In Proceedings of the 27th USENIX Security Symposium (USENIXSecurity\u201918). 973--990."},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2833059"},{"key":"e_1_2_1_69_1","volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201920)","author":"Pan Zhixin","year":"2020","unstructured":"Zhixin Pan , Jennifer Sheldon , and Prabhat Mishra . 2020 . Test generation using reinforcement learning for delay-based side channel analysis . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201920) . Zhixin Pan, Jennifer Sheldon, and Prabhat Mishra. 2020. Test generation using reinforcement learning for delay-based side channel analysis. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201920)."},{"key":"e_1_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116461"},{"key":"e_1_2_1_71_1","doi-asserted-by":"crossref","unstructured":"Yangdi Lyu and Prabhat Mishra. 2019. Efficient test generation for Trojan detection using side channel analysis. In Proceeding sof the Conference on Design Automation and Test in Europe Conference (DATE\u201919). 408--413.  Yangdi Lyu and Prabhat Mishra. 2019. Efficient test generation for Trojan detection using side channel analysis. In Proceeding sof the Conference on Design Automation and Test in Europe Conference (DATE\u201919). 408--413.","DOI":"10.23919\/DATE.2019.8715179"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0025-y"},{"key":"e_1_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978396"},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008779610539"},{"key":"e_1_2_1_75_1","volume-title":"Krolnik","author":"Foster Harry D.","year":"2007","unstructured":"Harry D. Foster and Adam C . Krolnik . 2007 . Creating Assertion-based IP. Springer Science 8 Business Media. Harry D. Foster and Adam C. Krolnik. 2007. Creating Assertion-based IP. Springer Science 8 Business Media."},{"key":"e_1_2_1_76_1","unstructured":"S. Williams. 2020. Icarus verilog. Retrieved from http:\/\/iverilog.icarus.com.  S. Williams. 2020. Icarus verilog. Retrieved from http:\/\/iverilog.icarus.com."},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08867-9_49"},{"key":"e_1_2_1_78_1","unstructured":"OpenCores. 2020. Retrieved from https:\/\/www.opencores.org\/.  OpenCores. 2020. Retrieved from https:\/\/www.opencores.org\/."},{"key":"e_1_2_1_79_1","unstructured":"Intel. 2019. Intel Software Guard Extensions. Retrieved from https:\/\/software.intel.com\/en-us\/sgx.  Intel. 2019. Intel Software Guard Extensions. Retrieved from https:\/\/software.intel.com\/en-us\/sgx."},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.08.007"},{"key":"e_1_2_1_81_1","unstructured":"OpenRISC. 2020. mor1kx. Retrieved from https:\/\/github.com\/openrisc\/mor1kx.  OpenRISC. 2020. mor1kx. Retrieved from https:\/\/github.com\/openrisc\/mor1kx."},{"key":"e_1_2_1_82_1","unstructured":"CHIPS Alliance. 2020. EH1 SweRV RISC-V Core 1.7 from Western Digital. Retrieved from https:\/\/github.com\/chipsalliance\/Cores-SweRV.  CHIPS Alliance. 2020. EH1 SweRV RISC-V Core 1.7 from Western Digital. Retrieved from https:\/\/github.com\/chipsalliance\/Cores-SweRV."},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403506"},{"key":"e_1_2_1_84_1","first-page":"6","article-title":"Mining hardware assertions with guidance from static analysis","volume":"32","author":"Hertz S.","year":"2013","unstructured":"S. Hertz , D. Sheridan , and S. Vasudevan . 2013 . Mining hardware assertions with guidance from static analysis . IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 32 , 6 (June 2013), 952--965. DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2013.2241176 10.1109\/TCAD.2013.2241176 S. Hertz, D. Sheridan, and S. Vasudevan. 2013. Mining hardware assertions with guidance from static analysis. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 32, 6 (June 2013), 952--965. DOI:http:\/\/dx.doi.org\/10.1109\/TCAD.2013.2241176","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_2_1_85_1","unstructured":"D. Kroening and M. Purandare. [n.d.] EBMC. Retrieved from http:\/\/www.cprover.org\/ebmc.  D. Kroening and M. Purandare. [n.d.] EBMC. Retrieved from http:\/\/www.cprover.org\/ebmc."},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.5555\/1622737.1622748"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/2345156.2254088"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3441297","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3441297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:04Z","timestamp":1750197784000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3441297"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,15]]},"references-count":87,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,7,31]]}},"alternative-id":["10.1145\/3441297"],"URL":"https:\/\/doi.org\/10.1145\/3441297","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"value":"1084-4309","type":"print"},{"value":"1557-7309","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,1,15]]},"assertion":[{"value":"2020-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2021-01-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}