{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:16:48Z","timestamp":1750306608961,"version":"3.41.0"},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2015,6,24]],"date-time":"2015-06-24T00:00:00Z","timestamp":1435104000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Etron Technology Inc.","award":["NTU-101R7500 and NTU-104R104124"],"award-info":[{"award-number":["NTU-101R7500 and NTU-104R104124"]}]},{"name":"Excellent Research Projects of National Taiwan University","award":["101R890822+ and 104R890822"],"award-info":[{"award-number":["101R890822+ and 104R890822"]}]},{"name":"Macronix International Co., Ltd.","award":["99-SC253 and 103-S-C05"],"award-info":[{"award-number":["99-SC253 and 103-S-C05"]}]},{"name":"National Science Council (Ministry of Science and Technology) of Taiwan","award":["NSC 101-2220-E-002-017-, NSC 99-2218-E-260-004-, MOST-103-2220-E-002-005-, MOST-103-2622-E-002-034-, MOST-103-2221-E-260-034-, and MOST-102-2221-E-260-030-"],"award-info":[{"award-number":["NSC 101-2220-E-002-017-, NSC 99-2218-E-260-004-, MOST-103-2220-E-002-005-, MOST-103-2622-E-002-034-, MOST-103-2221-E-260-034-, and MOST-102-2221-E-260-030-"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2015,7,8]]},"abstract":"<jats:p>\n            DRAMs are used as the main memory in most computing systems today. Studies show that DRAMs contribute to a significant part of overall system power consumption. One of the main challenges in low-power DRAM design is the inevitable refresh process. Due to process variation, memory cells exhibit retention time variations. Current DRAMs use a single refresh period determined by the cell with the largest leakage. Since prolonging refresh intervals introduces retention errors, a set of previous works adopt conventional error-correcting code (ECC) to correct retention errors. However, these approaches introduce significant area and energy overheads. In this article, we propose a novel error correction framework for retention errors in DRAMs, called\n            <jats:italic>SECRET<\/jats:italic>\n            (selective error correction for refresh energy reduction). The key observations we make are that retention errors are hard errors rather than soft errors, and only few DRAM cells have large leakage. Therefore, instead of equipping error correction capability for all memory cells as existing ECC schemes, we only allocate error correction information to leaky cells under a refresh interval. Our SECRET framework contains two parts: an offline phase to identify memory cells with retention errors given a target error rate and a low-overhead error correction mechanism. The experimental results show that among all test cases performed, the proposed SECRET framework can reduce refresh power by 87.2% and overall DRAM power up to 18.57% with negligible area and performance overheads.\n          <\/jats:p>","DOI":"10.1145\/2747876","type":"journal-article","created":{"date-parts":[[2015,6,25]],"date-time":"2015-06-25T14:36:19Z","timestamp":1435242979000},"update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["SECRET"],"prefix":"10.1145","volume":"12","author":[{"given":"Chung-Hsiang","family":"Lin","sequence":"first","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"De-Yu","family":"Shen","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Yi-Jung","family":"Chen","sequence":"additional","affiliation":[{"name":"National Chi Nan University, Nantou County, Taiwan"}]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[{"name":"National Taiwan University, Taipei, Taiwan"}]},{"given":"Cheng-Yuan Michael","family":"Wang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd, Hsin-chu, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2015,6,24]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/589411.589415"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.38"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/647832.737704"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.08.003"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817524"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250880"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250701"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105747"},{"key":"e_1_2_1_18_1","unstructured":"Micron. 2006. DDR3 SDRAM. Retrieved May 8 2015 from http:\/\/download.siliconexpert.com\/pdfs\/2013\/4\/2\/5\/1\/30\/39\/mic_\/manual\/571gb_ddr3_sdram.pdf.  Micron. 2006. DDR3 SDRAM. Retrieved May 8 2015 from http:\/\/download.siliconexpert.com\/pdfs\/2013\/4\/2\/5\/1\/30\/39\/mic_\/manual\/571gb_ddr3_sdram.pdf."},{"key":"e_1_2_1_19_1","volume-title":"System Derating for 2Gb DDR3 SDRAM (x8, -107 Speed Grade). Retrieved","author":"Technology Micron","year":"2015","unstructured":"Micron Technology . 2007. System Derating for 2Gb DDR3 SDRAM (x8, -107 Speed Grade). Retrieved May 8, 2015 , from http:\/\/www.micron.com\/&sim;\/media\/documents\/products\/power-calculator\/ddr3_power_calc.xlsm Micron Technology. 2007. System Derating for 2Gb DDR3 SDRAM (x8, -107 Speed Grade). Retrieved May 8, 2015, from http:\/\/www.micron.com\/&sim;\/media\/documents\/products\/power-calculator\/ddr3_power_calc.xlsm"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378515"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_48"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"e_1_2_1_25_1","volume-title":"Soft Errors in Electronic Memory\u2014A White Paper. Retrieved","author":"Semiconductor Tezzaron","year":"2015","unstructured":"Tezzaron Semiconductor . 2004. Soft Errors in Electronic Memory\u2014A White Paper. Retrieved May 8, 2015 , from http:\/\/www.tezzaron.com\/media\/soft_errors_1_1_secure.pdf. Tezzaron Semiconductor. 2004. Soft Errors in Electronic Memory\u2014A White Paper. Retrieved May 8, 2015, from http:\/\/www.tezzaron.com\/media\/soft_errors_1_1_secure.pdf."},{"key":"e_1_2_1_26_1","volume-title":"Jung Ho Ahn, and Norman P. Jouppi","author":"Thoziyoor Shyamkumar","year":"2008","unstructured":"Shyamkumar Thoziyoor , Naveen Muralimanohar , Jung Ho Ahn, and Norman P. Jouppi . 2008 . CACTI 5.1. HP Laboratories . Shyamkumar Thoziyoor, Naveen Muralimanohar, Jung Ho Ahn, and Norman P. Jouppi. 2008. CACTI 5.1. HP Laboratories."},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/WMED.2011.5767277"},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201908)","author":"Tsai Tung-Han","year":"2008","unstructured":"Tung-Han Tsai , Chin-Lin Chen , Ching-Li Lee , and Chua-Chin Wang . 2008 . Power-saving nano-scale DRAMs with an adaptive refreshing clock generator . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201908) . 612--615. DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS.2008.4541492 10.1109\/ISCAS.2008.4541492 Tung-Han Tsai, Chin-Lin Chen, Ching-Li Lee, and Chua-Chin Wang. 2008. Power-saving nano-scale DRAMs with an adaptive refreshing clock generator. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201908). 612--615. DOI:http:\/\/dx.doi.org\/10.1109\/ISCAS.2008.4541492"},{"key":"e_1_2_1_29_1","first-page":"31","article-title":"Minimum power consumption in mobile-phone memory subsystems","volume":"26","author":"Vargas Odilio","year":"2005","unstructured":"Odilio Vargas . 2005 . Minimum power consumption in mobile-phone memory subsystems . Portable Design Magazine 26 , 31 -- 38 . Odilio Vargas. 2005. Minimum power consumption in mobile-phone memory subsystems. Portable Design Magazine 26, 31--38.","journal-title":"Portable Design Magazine"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"volume-title":"Drivers, Applications, and Passive Components","author":"Williams Barry W.","key":"e_1_2_1_33_1","unstructured":"Barry W. Williams . 2006. Principles and Elements of Power Electronics: Devices , Drivers, Applications, and Passive Components . University of Strathclyde , Glasgow, Scotland . Barry W. Williams. 2006. Principles and Elements of Power Electronics: Devices, Drivers, Applications, and Passive Components. University of Strathclyde, Glasgow, Scotland."},{"volume-title":"Proceedings of the 1987 International Electron Devices Meeting. 336--339","author":"Yaney David S.","key":"e_1_2_1_34_1","unstructured":"David S. Yaney , Chih-Yuan Lu , Rudeger A. Kohler , Michael J. Kelly , and James T. Nelson . 1987. A meta-stable leakage phenomenon in DRAM charge storage\u2014variable hold time . In Proceedings of the 1987 International Electron Devices Meeting. 336--339 . David S. Yaney, Chih-Yuan Lu, Rudeger A. Kohler, Michael J. Kelly, and James T. Nelson. 1987. A meta-stable leakage phenomenon in DRAM charge storage\u2014variable hold time. In Proceedings of the 1987 International Electron Devices Meeting. 336--339."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2747876","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2747876","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T06:17:00Z","timestamp":1750227420000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2747876"}},"subtitle":["A Selective Error Correction Framework for Refresh Energy Reduction in DRAMs"],"short-title":[],"issued":{"date-parts":[[2015,6,24]]},"references-count":36,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,7,8]]}},"alternative-id":["10.1145\/2747876"],"URL":"https:\/\/doi.org\/10.1145\/2747876","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2015,6,24]]},"assertion":[{"value":"2014-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}