{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:40Z","timestamp":1759146700309,"version":"3.41.0"},"reference-count":32,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2015,6,24]],"date-time":"2015-06-24T00:00:00Z","timestamp":1435104000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["WU 245\/16-1"],"award-info":[{"award-number":["WU 245\/16-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Des. Autom. Electron. Syst."],"published-print":{"date-parts":[[2015,6,24]]},"abstract":"<jats:p>Many EDA tasks such as test set characterization or the precise estimation of power consumption, power droop and temperature development, require a very large number of time-aware gate-level logic simulations. Until now, such characterizations have been feasible only for rather small designs or with reduced precision due to the high computational demands.<\/jats:p>\n          <jats:p>The new simulation system presented here is able to accelerate such tasks by more than two orders of magnitude and provides for the first time fast and comprehensive timing simulations for industrial-sized designs. Hazards, pulse-filtering, and pin-to-pin delay are supported for the first time in a GPGPU accelerated simulator, and the system can easily be extended to even more realistic delay models and further applications.<\/jats:p>\n          <jats:p>A sophisticated mapping with efficient memory utilization and access patterns as well as minimal synchronizations and control flow divergence is able to use the full potential of GPGPU architectures. To provide such a mapping, we combine for the first time the versatility of event-based timing simulation and multi-dimensional parallelism used in GPU-based gate-level simulators. The result is a throughput-optimized timing simulation algorithm, which runs many simulation instances in parallel and at the same time fully exploits gate-parallelism within the circuit.<\/jats:p>","DOI":"10.1145\/2714564","type":"journal-article","created":{"date-parts":[[2015,6,25]],"date-time":"2015-06-25T14:36:19Z","timestamp":1435242979000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["High-Throughput Logic Timing Simulation on GPGPUs"],"prefix":"10.1145","volume":"20","author":[{"given":"Stefan","family":"Holst","sequence":"first","affiliation":[{"name":"Kyushu Institute of Technology, Iizuka, Japan"}]},{"given":"Michael E.","family":"Imhof","sequence":"additional","affiliation":[{"name":"University of Stuttgart, Stuttgart, Germany"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[{"name":"University of Stuttgart, Stuttgart, Germany"}]}],"member":"320","published-online":{"date-parts":[[2015,6,24]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/185403.185424"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391475"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/358598.358613"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970363"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687451"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.19"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.14"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference. 260--265","author":"Gulati K.","key":"e_1_2_1_8_1","unstructured":"K. Gulati and S. Khatri . 2009. Accelerating statistical static timing analysis using graphics processing units . In Proceedings of the Asia and South Pacific Design Automation Conference. 260--265 . K. Gulati and S. Khatri. 2009. Accelerating statistical static timing analysis using graphics processing units. In Proceedings of the Asia and South Pacific Design Automation Conference. 260--265."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-010-5147-x"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.23"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/365628.365655"},{"key":"e_1_2_1_13_1","volume-title":"Fundamental Algorithms","author":"Knuth D. E.","unstructured":"D. E. Knuth . 1969. The Art of Computer Programming Vol. 1 : Fundamental Algorithms 2 nd Ed. Addison-Wesley . D. E. Knuth. 1969. The Art of Computer Programming Vol. 1: Fundamental Algorithms 2nd Ed. Addison-Wesley.","edition":"2"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837369"},{"volume-title":"Proceedings of the IEEE International Test Conference. 12","author":"Li H.","key":"e_1_2_1_15_1","unstructured":"H. Li , D. Xu , Y. Han , K.-T. Cheng , and X. Li . 2010. nGFSIM: A GPU-based fault simulator for 1-to-n detection and its applications . In Proceedings of the IEEE International Test Conference. 12 .1\/1--12.1\/10. H. Li, D. Xu, Y. Han, K.-T. Cheng, and X. Li. 2010. nGFSIM: A GPU-based fault simulator for 1-to-n detection and its applications. In Proceedings of the IEEE International Test Conference. 12.1\/1--12.1\/10."},{"volume-title":"Proceedings of the 9th Asian Test Symposium. 145--150","author":"Li L.","key":"e_1_2_1_16_1","unstructured":"L. Li , X. Yu , C.-W. Wu , and Y. Min . 2000. A waveform simulator based on Boolean process . In Proceedings of the 9th Asian Test Symposium. 145--150 . L. Li, X. Yu, C.-W. Wu, and Y. Min. 2000. A waveform simulator based on Boolean process. In Proceedings of the 9th Asian Test Symposium. 145--150."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.12"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270315"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266268"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.246"},{"volume-title":"Proceedings of the 9th Conference on VLSI Design. 162--165","author":"Min Y.","key":"e_1_2_1_21_1","unstructured":"Y. Min , Z. Zhao , and Z. Li . 1996. An analytical delay model based on Boolean process . In Proceedings of the 9th Conference on VLSI Design. 162--165 . Y. Min, Z. Zhao, and Z. Li. 1996. An analytical delay model based on Boolean process. In Proceedings of the 9th Conference on VLSI Design. 162--165."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.215006"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"key":"e_1_2_1_24_1","unstructured":"NVIDIA. 2013. NVIDIA CUDA homepage https:\/\/developer.nvidia.com\/category\/zone\/cuda-zone.  NVIDIA. 2013. NVIDIA CUDA homepage https:\/\/developer.nvidia.com\/category\/zone\/cuda-zone."},{"key":"e_1_2_1_25_1","unstructured":"OCL. 2011. NanGate Open Cell Library v1.3 http:\/\/si2.org\/openeda.si2.org\/projects\/nangatelib.  OCL. 2011. NanGate Open Cell Library v1.3 http:\/\/si2.org\/openeda.si2.org\/projects\/nangatelib."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917757"},{"volume-title":"Proceedings of the 14th International Fault-Tolerant Computing Symposium. 4449","author":"Reddy S. M.","key":"e_1_2_1_27_1","unstructured":"S. M. Reddy , M. K. Reddy , and V. D. Agrawal . 1984. Robust tests for stuck-open faults in CMOS combinational logic circuits . In Proceedings of the 14th International Fault-Tolerant Computing Symposium. 4449 . S. M. Reddy, M. K. Reddy, and V. D. Agrawal. 1984. Robust tests for stuck-open faults in CMOS combinational logic circuits. In Proceedings of the 14th International Fault-Tolerant Computing Symposium. 4449."},{"volume-title":"Proceedings of the 19th IEEE European Test Symposium. 87--92","author":"Sauer M.","key":"e_1_2_1_28_1","unstructured":"M. Sauer , I. Polian , M. E. Imhof , A. Mumtaz , E. Schneider , A. Czutro , H.-J. Wunderlich , and B. Becker . 2014. Variation-Aware Deterministic ATPG . In Proceedings of the 19th IEEE European Test Symposium. 87--92 . (Best Paper Award.) M. Sauer, I. Polian, M. E. Imhof, A. Mumtaz, E. Schneider, A. Czutro, H.-J. Wunderlich, and B. Becker. 2014. Variation-Aware Deterministic ATPG. In Proceedings of the 19th IEEE European Test Symposium. 87--92. (Best Paper Award.)"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-aided Design. 402--407","author":"Shen A.","key":"e_1_2_1_29_1","unstructured":"A. Shen , A. Ghosh , S. Devadas , and K. Keutzer . 1992. On average power dissipation and random pattern testability of CMOS combinational logic networks . In Proceedings of the IEEE\/ACM International Conference on Computer-aided Design. 402--407 . A. Shen, A. Ghosh, S. Devadas, and K. Keutzer. 1992. On average power dissipation and random pattern testability of CMOS combinational logic networks. In Proceedings of the IEEE\/ACM International Conference on Computer-aided Design. 402--407."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.41672"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/92.661255"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970362"}],"container-title":["ACM Transactions on Design Automation of Electronic Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2714564","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2714564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T18:56:14Z","timestamp":1750272974000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2714564"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6,24]]},"references-count":32,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,6,24]]}},"alternative-id":["10.1145\/2714564"],"URL":"https:\/\/doi.org\/10.1145\/2714564","relation":{},"ISSN":["1084-4309","1557-7309"],"issn-type":[{"type":"print","value":"1084-4309"},{"type":"electronic","value":"1557-7309"}],"subject":[],"published":{"date-parts":[[2015,6,24]]},"assertion":[{"value":"2013-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-06-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}