{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:11Z","timestamp":1763468231489,"version":"3.41.0"},"reference-count":18,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T00:00:00Z","timestamp":1424131200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001868","name":"National Science Council, Taiwan, ROC","doi-asserted-by":"crossref","award":["101-2628-E-009-023-MY3"],"award-info":[{"award-number":["101-2628-E-009-023-MY3"]}],"id":[{"id":"10.13039\/501100001868","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2015,3,25]]},"abstract":"<jats:p>A promising technique to improve the write performance of solid-state disks (SSDs) is to use a disk write buffer. The goals of a write buffer is not only to reduce the write traffic to the flash chips but also to convert host write patterns into long and sequential write bursts. This study proposes a new buffer design consisting of a replacement policy and a write-back policy. The buffer monitors how the host workload stresses the flash translation layer upon garbage collection. This is used to dynamically adjust its replacement and write-back strategies for a good balance between write sequentiality and write randomness. When the garbage collection overhead is low, the write buffer favors high write sequentiality over low write randomness. When the flash translation layer observes a high overhead of garbage collection, the write buffer favors low write randomness over high write sequentiality. The proposed buffer design outperformed existing approaches by up to 20% under various workloads and flash translation algorithms, as will be shown in experiment results.<\/jats:p>","DOI":"10.1145\/2629455","type":"journal-article","created":{"date-parts":[[2015,2,18]],"date-time":"2015-02-18T13:24:05Z","timestamp":1424265845000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Plugging Versus Logging"],"prefix":"10.1145","volume":"14","author":[{"given":"Li-Pin","family":"Chang","sequence":"first","affiliation":[{"name":"National Chiao-Tung University, Taiwan, ROC"}]},{"given":"Yo-Chuan","family":"Su","sequence":"additional","affiliation":[{"name":"National Chiao-Tung University, Taiwan, ROC"}]},{"given":"I-Chen","family":"Wu","sequence":"additional","affiliation":[{"name":"National Chiao-Tung University, Taiwan, ROC"}]}],"member":"320","published-online":{"date-parts":[[2015,2,17]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"American Standard Association 2006. Information Technology - AT Attachment 8 - ATA\/ATAPI Command Set (ATA8-ACS). American Standard Association.  American Standard Association 2006. Information Technology - AT Attachment 8 - ATA\/ATAPI Command Set (ATA8-ACS). American Standard Association."},{"key":"e_1_2_1_2_1","unstructured":"Jens Axboe and Alan D. Brunelle. 2007. Blktrace User Guide.  Jens Axboe and Alan D. Brunelle. 2007. Blktrace User Guide."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11802167_41"},{"key":"e_1_2_1_4_1","unstructured":"Michael R. Garey and David S. Johnson. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman &amp; Co. New York NY.   Michael R. Garey and David S. Johnson. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman &amp; Co. New York NY."},{"key":"e_1_2_1_5_1","unstructured":"Intel. 2009. Intel X18-M\/X25-M SATA Solid State Drive - Enterprise Server\/Storage Applications Product Manual Addendum.  Intel. 2009. Intel X18-M\/X25-M SATA Solid State Drive - Enterprise Server\/Storage Applications Product Manual Addendum."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2006.1649669"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.224"},{"volume-title":"Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST'08)","year":"2008","author":"Kim Hyojun","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1275986.1275990"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.218"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2012.2213795"},{"key":"e_1_2_1_12_1","unstructured":"Microsoft Cooperation. 2012. Configuring and Starting the NT Kernel Logger Session. (2012).  Microsoft Cooperation. 2012. Configuring and Starting the NT Kernel Logger Session. (2012)."},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.209"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376806"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.212"},{"key":"e_1_2_1_16_1","unstructured":"Samsung Electronics Company. 2008. K9MDG08U5M 4G * 8 Bit MLC NAND Flash Memory Data Sheet. Samsung Electronics Company.  Samsung Electronics Company. 2008. K9MDG08U5M 4G * 8 Bit MLC NAND Flash Memory Data Sheet. Samsung Electronics Company."},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2008.4637611"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.63"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629455","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2629455","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T07:01:17Z","timestamp":1750230077000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2629455"}},"subtitle":["Adaptive Buffer Management for Hybrid-Mapping SSDs"],"short-title":[],"issued":{"date-parts":[[2015,2,17]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2015,3,25]]}},"alternative-id":["10.1145\/2629455"],"URL":"https:\/\/doi.org\/10.1145\/2629455","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2015,2,17]]},"assertion":[{"value":"2013-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2014-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2015-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}