{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:01:55Z","timestamp":1761580915399,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2011,6,5]],"date-time":"2011-06-05T00:00:00Z","timestamp":1307232000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000143","name":"Division of Computing and Communication Foundations","doi-asserted-by":"publisher","award":["CCF-0903430"],"award-info":[{"award-number":["CCF-0903430"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2009-HJ-1979"],"award-info":[{"award-number":["2009-HJ-1979"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2011,6,5]]},"DOI":"10.1145\/2024724.2024935","type":"proceedings-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:46Z","timestamp":1315321846000},"page":"948-953","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":51,"title":["Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems"],"prefix":"10.1145","author":[{"given":"Weixun","family":"Wang","sequence":"first","affiliation":[{"name":"University of Florida, Gainesville, Florida"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, Florida"}]},{"given":"Sanjay","family":"Ranka","sequence":"additional","affiliation":[{"name":"University of Florida, Gainesville, Florida"}]}],"member":"320","published-online":{"date-parts":[[2011,6,5]]},"reference":[{"unstructured":"Intel. Intel Core i7 processor. www.intel.com.  Intel. Intel Core i7 processor. www.intel.com.","key":"e_1_3_2_1_1_1"},{"unstructured":"ARM. ARM11MPCore processor. http:\/\/www.arm.com\/.  ARM. ARM11MPCore processor. http:\/\/www.arm.com\/.","key":"e_1_3_2_1_2_1"},{"unstructured":"MIPS. MIPS32 1004K. http:\/\/www.mips.com\/.  MIPS. MIPS32 1004K. http:\/\/www.mips.com\/.","key":"e_1_3_2_1_3_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1774088.1774142"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/344166.344610"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/1067915.1067921"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/1278480.1278537"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/2220336.2220340"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1166\/jolpe.2011.1113"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_10_1","DOI":"10.1145\/1289881.1289917"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1109\/ICPP.2009.55"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/MICRO.2006.49"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/PACT.2004.15"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1145\/1837274.1837309"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1145\/1698772.1698774"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/1391469.1391545"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/1077603.1077681"},{"key":"e_1_3_2_1_18_1","article-title":"System-wide leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in multitasking systems","author":"Wang W.","year":"2011","unstructured":"W. Wang and P. Mishra , \" System-wide leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in multitasking systems ,\" IEEE Trans. on VLSI Syst. , 2011 . W. Wang and P. Mishra, \"System-wide leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in multitasking systems,\" IEEE Trans. on VLSI Syst., 2011.","journal-title":"IEEE Trans. on VLSI Syst."},{"key":"e_1_3_2_1_19_1","volume-title":"A new memory monitoring scheme for memory-aware scheduling and partitioning,\" HPCA","author":"Suh G.","year":"2002","unstructured":"G. Suh , \" A new memory monitoring scheme for memory-aware scheduling and partitioning,\" HPCA , 2002 . G. Suh et al., \"A new memory monitoring scheme for memory-aware scheduling and partitioning,\" HPCA, 2002."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.5555\/1370998.1371004"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1274858.1274867"},{"unstructured":"HP CACTI HP Laboratories Palo Alto CACTI 5.3 http:\/\/www.hpl.hp.com\/ 2008.  HP CACTI HP Laboratories Palo Alto CACTI 5.3 http:\/\/www.hpl.hp.com\/ 2008.","key":"e_1_3_2_1_22_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1109\/WWC.2001.15"},{"volume-title":"SPEC CPU2000","author":"SPEC.","unstructured":"SPEC. SPEC CPU2000 . http:\/\/www.spec.org\/. SPEC. SPEC CPU2000. http:\/\/www.spec.org\/.","key":"e_1_3_2_1_24_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_25_1","DOI":"10.1145\/1837274.1837452"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_26_1","DOI":"10.1145\/379240.379268"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_27_1","DOI":"10.1109\/L-CA.2002.8"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_28_1","DOI":"10.1109\/MM.2006.82"}],"event":{"sponsor":["EDAC Electronic Design Automation Consortium","SIGDA ACM Special Interest Group on Design Automation","IEEE Council on Electronic Design Automation (CEDA)"],"acronym":"DAC '11","name":"DAC '11: The 48th Annual Design Automation Conference 2011","location":"San Diego California"},"container-title":["Proceedings of the 48th Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024935","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/2024724.2024935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T11:05:59Z","timestamp":1750244759000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/2024724.2024935"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6,5]]},"references-count":28,"alternative-id":["10.1145\/2024724.2024935","10.1145\/2024724"],"URL":"https:\/\/doi.org\/10.1145\/2024724.2024935","relation":{},"subject":[],"published":{"date-parts":[[2011,6,5]]},"assertion":[{"value":"2011-06-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}