{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,19]],"date-time":"2025-06-19T04:44:23Z","timestamp":1750308263875,"version":"3.41.0"},"reference-count":23,"publisher":"Association for Computing Machinery (ACM)","issue":"3","license":[{"start":{"date-parts":[[2003,9,27]],"date-time":"2003-09-27T00:00:00Z","timestamp":1064620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2004,6]]},"abstract":"<jats:p>\n            Power consumption is becoming one of the most important constraints for microprocessor design in nanometer scale technologies. Especially, as the transistor supply voltage and threshold voltage are scaled down, leakage energy consumption is increased even when the transistor is not switching. This paper proposes a simple technique to reduce the static energy. The key idea of our approach is to allow the ways within a cache to be accessed at different speeds and to place infrequently accessed data into the slow ways. We use dual-V\n            <jats:sub>t<\/jats:sub>\n            technique to realize the non-uniform set-associative cache, and propose a simple replacement policy to reduce average access latency. Experimental results on 32-way set-associative caches demonstrate that any severe increase in clock cycles to execute application programs is not observed and significant static energy reduction can be achieved, resulting in the improvement of energy-delay product.\n          <\/jats:p>","DOI":"10.1145\/1024295.1024302","type":"journal-article","created":{"date-parts":[[2004,10,7]],"date-time":"2004-10-07T17:39:09Z","timestamp":1097170749000},"page":"50-54","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A leakage-energy-reduction technique for highly-associative caches in embedded systems"],"prefix":"10.1145","volume":"32","author":[{"given":"Akihito","family":"Sakanaka","sequence":"first","affiliation":[{"name":"Panasonic Communications"}]},{"given":"Seiichirou","family":"Fujii","sequence":"additional","affiliation":[{"name":"Kyushu Institute of Technology"}]},{"given":"Toshinori","family":"Sato","sequence":"additional","affiliation":[{"name":"PRESTO, JST"}]}],"member":"320","published-online":{"date-parts":[[2003,9,27]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"volume-title":"COOL Chips V","year":"2002","author":"Burger D.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566472"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.15"},{"key":"e_1_2_1_6_1","unstructured":"H. Hanson M. S. Hrishikesh V. Agarwal S. W. Keckler and B. Burger \"Static energy reduction techniques for microprocessor caches \" International Conference on Computer Design 2001.]]   H. Hanson M. S. Hrishikesh V. Agarwal S. W. Keckler and B. Burger \"Static energy reduction techniques for microprocessor caches \" International Conference on Computer Design 2001.]]"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370392"},{"key":"e_1_2_1_8_1","first-page":"2","article-title":"Low power and low voltage MOSFETs with variable threshold voltage controlled by back-bias","volume":"83","author":"Hiramoto T.","year":"2000","journal-title":"IEICE Transactions on Electronics"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"e_1_2_1_10_1","unstructured":"Intel Corp. \"Intel XScale technology \" http: \/\/developer.intel.com\/design\/intelxscale\/ 2002.]]  Intel Corp. \"Intel XScale technology \" http: \/\/developer.intel.com\/design\/intelxscale\/ 2002.]]"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370512"},{"key":"e_1_2_1_12_1","unstructured":"T. Ishihara and K. Asada \"An architectural level energy reduction technique for deep-submicron cache memories \" Asia and South Pacific Design Automation Conference 2002.]]   T. Ishihara and K. Asada \"An architectural level energy reduction technique for deep-submicron cache memories \" Asia and South Pacific Design Automation Conference 2002.]]"},{"volume-title":"Automation and Test in Europe Conference and Exhibition","year":"2001","author":"Iyer A.","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"S. Kaxiras Z. Hu G. Narlikar and R. McLellan \"Cache-line decay: a mechanism to reduce cache leakage power \" Workshop on Power Aware Computer Systems 2000.]]   S. Kaxiras Z. Hu G. Narlikar and R. McLellan \"Cache-line decay: a mechanism to reduce cache leakage power \" Workshop on Power Aware Computer Systems 2000.]]","DOI":"10.1007\/3-540-44572-2_7"},{"key":"e_1_2_1_15_1","unstructured":"A. Klaiber \"The technology behind Crusoe processors \" Transmeta Corporation White Paper 2000.]]  A. Klaiber \"The technology behind Crusoe processors \" Transmeta Corporation White Paper 2000.]]"},{"key":"e_1_2_1_16_1","doi-asserted-by":"crossref","unstructured":"T. Kuroda T. Fujita S. Mita T. Nagamatsu S. Yoshioka F. Sano M. Norishima M. Murota M. Kato M. Kinugasa M. Kakumu and T. Sakurai \"A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme \" International Solid State Circuit Conference 1996.]]  T. Kuroda T. Fujita S. Mita T. Nagamatsu S. Yoshioka F. Sano M. Norishima M. Murota M. Kato M. Kinugasa M. Kakumu and T. Sakurai \"A 0.9V 150MHz 10mW 4mm2 2-D discrete cosine transform core processor with variable-threshold-voltage scheme \" International Solid State Circuit Conference 1996.]]","DOI":"10.1109\/JSSC.1996.542322"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279377"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280939"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309975"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.970420"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277179"}],"container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1024295.1024302","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/1024295.1024302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T17:23:53Z","timestamp":1750267433000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/1024295.1024302"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,9,27]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2004,6]]}},"alternative-id":["10.1145\/1024295.1024302"],"URL":"https:\/\/doi.org\/10.1145\/1024295.1024302","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/1152923.1024302","asserted-by":"subject"}]},"ISSN":["0163-5964"],"issn-type":[{"type":"print","value":"0163-5964"}],"subject":[],"published":{"date-parts":[[2003,9,27]]},"assertion":[{"value":"2003-09-27","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}