{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:30:51Z","timestamp":1725633051970},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/vts.2008.34","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T16:30:16Z","timestamp":1210005016000},"page":"125-130","source":"Crossref","is-referenced-by-count":5,"title":["Signature Rollback - A Technique for Testing Robust Circuits"],"prefix":"10.1109","author":[{"given":"Uranmandakh","family":"Amgalan","sequence":"first","affiliation":[]},{"given":"Christian","family":"Hachmann","sequence":"additional","affiliation":[]},{"given":"Sybille","family":"Hellebrand","sequence":"additional","affiliation":[]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437666"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860959"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1109\/VTEST.1999.766651","article-title":"time redundancy based soft-error tolerant circuits to rescue very deep submicron","author":"nicolaidis","year":"1999","journal-title":"Proc 17th IEEE VLSI Test Symposium"},{"journal-title":"Fault-Tolerant Systems","year":"2007","author":"koren","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437638"},{"journal-title":"Proc IEEE Int Test Conf","first-page":"748","year":"2001","key":"2"},{"key":"1","first-page":"200","article-title":"self-testing of multichip logic modules","author":"bardell","year":"1982","journal-title":"Proc IEEE Int Test Conf"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041836"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.8"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437611"}],"event":{"name":"26th IEEE VLSI Test Symposium (vts 2008)","start":{"date-parts":[[2008,4,27]]},"location":"San Diego, CA, USA","end":{"date-parts":[[2008,5,1]]}},"container-title":["26th IEEE VLSI Test Symposium (vts 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4511672\/4511673\/04511709.pdf?arnumber=4511709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T03:53:26Z","timestamp":1497758006000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4511709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/vts.2008.34","relation":{},"ISSN":["1093-0167"],"issn-type":[{"type":"print","value":"1093-0167"}],"subject":[],"published":{"date-parts":[[2008,4]]}}}