{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:58:07Z","timestamp":1725613087194},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,5]]},"DOI":"10.1109\/vts.2007.28","type":"proceedings-article","created":{"date-parts":[[2007,6,7]],"date-time":"2007-06-07T16:10:47Z","timestamp":1181232647000},"page":"158-166","source":"Crossref","is-referenced-by-count":17,"title":["Diagnosis of Full Open Defects in Interconnecting Lines"],"prefix":"10.1109","author":[{"given":"R.","family":"Rodriguez-Montanes","sequence":"first","affiliation":[]},{"given":"D.","family":"Arumi","sequence":"additional","affiliation":[]},{"given":"J.","family":"Figueras","sequence":"additional","affiliation":[]},{"given":"S.","family":"Einchenberger","sequence":"additional","affiliation":[]},{"given":"C.","family":"Hora","sequence":"additional","affiliation":[]},{"given":"B.","family":"Kruseman","sequence":"additional","affiliation":[]},{"given":"M.","family":"Lousberg","sequence":"additional","affiliation":[]},{"given":"A.K.","family":"Majhi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"year":"2004","key":"22","article-title":"Faloc Reference Manual 3.9"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041767"},{"article-title":"On Diagnosing Faults in Digital Circuits","year":"2002","author":"hora","key":"23"},{"key":"18","first-page":"248","article-title":"Diagnosis of Byzantine open-segment faults [scan testing]","author":"huang","year":"2002","journal-title":"Proceedings of the Asian Test Symposium"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854624"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557118"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/54.902819"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527999"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741618"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527999"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"year":"0","key":"20"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743133"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527983"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510888"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.811326"},{"key":"6","first-page":"443","article-title":"Probability analysis for CMOS floating gate faults","author":"sue","year":"1994","journal-title":"Proceedings of the European Design and Test Conference"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519522"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19860106"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"25th IEEE VLSI Test Symmposium","start":{"date-parts":[[2007,5,6]]},"location":"Berkeley, CA, USA","end":{"date-parts":[[2007,5,10]]}},"container-title":["25th IEEE VLSI Test Symmposium (VTS'07)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4209869\/4209870\/04209906.pdf?arnumber=4209906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T20:22:10Z","timestamp":1489609330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4209906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/vts.2007.28","relation":{},"ISSN":["1093-0167"],"issn-type":[{"type":"print","value":"1093-0167"}],"subject":[],"published":{"date-parts":[[2007,5]]}}}