{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T14:57:44Z","timestamp":1764687464845},"reference-count":25,"publisher":"IEEE Comput. Soc. Press","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/vtest.1997.600278","type":"proceedings-article","created":{"date-parts":[[2002,11,22]],"date-time":"2002-11-22T15:23:27Z","timestamp":1037978607000},"page":"230-237","source":"Crossref","is-referenced-by-count":76,"title":["Test of RAM-based FPGA: methodology and application to the interconnect"],"prefix":"10.1109","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[]},{"given":"J.","family":"Figueras","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/FPGA.1996.242436","article-title":"diagnosing programmable interconnect systems for fpgas","author":"lombardi","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510859"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/3-540-58419-6_64","author":"hermann","year":"1994","journal-title":"Field-Program Logic Appl Lecture Notes Comput Sci"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1007\/3-540-58419-6_65","author":"durate","year":"1994","journal-title":"Field-Program Logic Appl Lecture Notes Comput Sci"},{"key":"ref14","first-page":"125","article-title":"Testing of Uncustomized Segmented Channel FPGAs","author":"liu","year":"1995","journal-title":"Proc ACM 4th Int Symp FPGAs"},{"journal-title":"The Programmable Logic Data Book","year":"1994","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223950"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809248"},{"key":"ref18","first-page":"52","article-title":"Net Testing with Boundary Scan","author":"wagner","year":"1987","journal-title":"Proc of International Test Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207790"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1995.485345"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246578"},{"key":"ref6","first-page":"125","article-title":"Testing the Interconnect Structure of Unconfigurated FPGA","author":"renovell","year":"1996","journal-title":"IEEE European Test Workshop"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510892"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/FPGA.1996.242437","article-title":"evaluation of fpga resources for built-in self-test of programmable logic blocks","author":"stroud","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"ref7","first-page":"90","article-title":"No-Overhead BIST for FPGAs","author":"abramovici","year":"1995","journal-title":"Proc IEEE Int On-Line Testing Workshop"},{"journal-title":"Field-Programmable Gate Array Technology","year":"1994","key":"ref2"},{"key":"ref9","first-page":"91","article-title":"ILA BIST for FPGAs: A Free Lunch with Gourmet Food","author":"abramovici","year":"1996","journal-title":"IEEE International On-Line Test Workshop"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","author":"brown","year":"1992","journal-title":"Field-Programmable Gate Arrays"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1989.82278"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246596"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114069"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/92.407000"},{"key":"ref23","first-page":"331","article-title":"A New Diagnosis Approach for Short Faults in Interconnects","author":"feng","year":"1995","journal-title":"Proc IEEE FTCS"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512646"}],"event":{"name":"Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125)","acronym":"VTEST-97","location":"Monterey, CA, USA"},"container-title":["Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4653\/13046\/00600278.pdf?arnumber=600278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T11:10:21Z","timestamp":1497525021000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/600278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vtest.1997.600278","relation":{},"subject":[]}}