{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T20:41:45Z","timestamp":1776804105014,"version":"3.51.2"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/vlsid.2018.43","type":"proceedings-article","created":{"date-parts":[[2018,3,29]],"date-time":"2018-03-29T16:33:08Z","timestamp":1522341188000},"page":"91-96","source":"Crossref","is-referenced-by-count":57,"title":["Hardware Trojan Detection Using ATPG and Model Checking"],"prefix":"10.1109","author":[{"given":"Jonathan","family":"Cruz","sequence":"first","affiliation":[{"name":"Dept. of Electr. & Comput. Eng., Univ. of Florida, Gainesville, FL, USA"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"Dept. of Comput. & Inf. Sci. & Eng., Univ. of Florida, Gainesville, FL, USA"}]},{"given":"Alif","family":"Ahmed","sequence":"additional","affiliation":[{"name":"Dept. of Comput. & Inf. Sci. & Eng., Univ. of Florida, Gainesville, FL, USA"}]},{"given":"Prabhat","family":"Mishra","sequence":"additional","affiliation":[{"name":"Dept. of Comput. & Inf. Sci. & Eng., Univ. of Florida, Gainesville, FL, USA"}]}],"member":"263","reference":[{"key":"ref10","author":"clarke","year":"1999","journal-title":"Model checking"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127991"},{"key":"ref12","article-title":"On Undetectable Faults in Partial Scan Circuits","author":"pomeranz","year":"2002","journal-title":"ICCAD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403703"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513114"},{"key":"ref15","author":"mishra","year":"2016","journal-title":"Hardware Security and Trust"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858388"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146917"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978396"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2011.5954998"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.143"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470387"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1990.114045"},{"key":"ref2","article-title":"MERO: A statistical approach for hardware trojan detection","author":"chakraborty","year":"2009","journal-title":"CHES"},{"key":"ref9","author":"bushnell","year":"2004","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref1","author":"tehranipoor","year":"2011","journal-title":"Introduction to Hardware Security and Trust"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0001-6"},{"key":"ref22","article-title":"Symbolic Model Checking","author":"mcmillan","year":"1993","journal-title":"Kluwer"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657085"},{"key":"ref24","article-title":"Improved Test Pattern Generation for Hardware Trojan Detection using Genetic Algorithm and Boolean Satisfiability","author":"saha","year":"2015","journal-title":"CHES"},{"key":"ref23","article-title":"TetraMAX User Guide","year":"2013","journal-title":"version H-2013 03"},{"key":"ref25","article-title":"Cost-Effective Analysis of Post-Silicon Functional Coverage Events","author":"farahmandi","year":"2017","journal-title":"DATE"}],"event":{"name":"2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)","location":"Pune, India","start":{"date-parts":[[2018,1,6]]},"end":{"date-parts":[[2018,1,10]]}},"container-title":["2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8326586\/8326861\/08326906.pdf?arnumber=8326906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T19:47:45Z","timestamp":1776800865000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8326906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2018.43","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}