{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:29:23Z","timestamp":1725730163695},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2016,1,1]],"date-time":"2016-01-01T00:00:00Z","timestamp":1451606400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/vlsid.2016.34","type":"proceedings-article","created":{"date-parts":[[2016,3,17]],"date-time":"2016-03-17T20:29:07Z","timestamp":1458246547000},"page":"300-305","source":"Crossref","is-referenced-by-count":2,"title":["Fast FinFET Device Simulation under Process-Voltage Variations Using an Assisted Speed-Up Mechanism"],"prefix":"10.1109","author":[{"given":"Sourindra","family":"Chaudhuri","sequence":"first","affiliation":[]},{"given":"Ajay N.","family":"Bhoj","sequence":"additional","affiliation":[]},{"given":"Debajit","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9317(96)00011-1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2210421"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035029"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2150225"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588544"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703430"},{"key":"ref16","first-page":"14","article-title":"Sub-25nm FinFET with advanced fin formation and short channel effect engineering","author":"yamashita","year":"2011","journal-title":"Proc IEEE Symp VLSI Technology"},{"journal-title":"Iterative Methods for Sparse Linear Systems PWS Publishing Company","year":"1996","author":"saad","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEPM.2005.856534"},{"journal-title":"Statistics for Experimenters An Introduction to Design Data Analysis and Model Building","year":"1978","author":"box","key":"ref19"},{"journal-title":"MiniMOS-NT Device simulator","year":"0","key":"ref4"},{"journal-title":"SILVACO Atlas User Manual","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/365689"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2567670"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450554"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.818594"},{"journal-title":"Sentaurus TCAD HSPICE Design Compiler Manuals","year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.77"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.powtec.2007.10.002"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.79"}],"event":{"name":"2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)","start":{"date-parts":[[2016,1,4]]},"location":"Kolkata, India","end":{"date-parts":[[2016,1,8]]}},"container-title":["2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7434308\/7434885\/07434969.pdf?arnumber=7434969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,5]],"date-time":"2024-03-05T19:01:03Z","timestamp":1709665263000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7434969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2016.34","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}