{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:57:55Z","timestamp":1725569875174},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/vlsid.2016.15","type":"proceedings-article","created":{"date-parts":[[2016,3,17]],"date-time":"2016-03-17T16:29:07Z","timestamp":1458232147000},"page":"288-293","source":"Crossref","is-referenced-by-count":1,"title":["FinFET Device Circuit Co-design Issues: Impact of Circuit Parameters on Delay"],"prefix":"10.1109","author":[{"given":"Archana","family":"Pandey","sequence":"first","affiliation":[]},{"given":"Harsh","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Praanshu","family":"Goyal","sequence":"additional","affiliation":[]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[]},{"given":"Sanjeev Kumar","family":"Manhas","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229210"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896320"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691155"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2291013"},{"journal-title":"Sentaurus TCAD (ver 2009 06) Manuals Synopsys Inc","year":"0","key":"ref15"},{"year":"0","key":"ref16","article-title":"ITRS 2012"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2007.01.020"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783345"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2123100"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IWNC.2006.4570996"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2009.5159300"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2121912"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2035934"},{"key":"ref8","first-page":"222","article-title":"Designing of FinFET based 5-stage and 3-stage ring oscillator high frequency generation in 32nm","author":"deepak","year":"2012","journal-title":"Proc ICAESM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227848"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/16.887014"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796790"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2045686"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.896387"},{"key":"ref22","first-page":"1","article-title":"A 25-nm gate-length FinFET transistor module for 32 nm node","author":"chang","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339745"}],"event":{"name":"2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)","start":{"date-parts":[[2016,1,4]]},"location":"Kolkata, India","end":{"date-parts":[[2016,1,8]]}},"container-title":["2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7434308\/7434885\/7434967.pdf?arnumber=7434967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T11:12:18Z","timestamp":1475147538000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7434967\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/vlsid.2016.15","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}