{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:58Z","timestamp":1759147138397},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/tvlsi.2008.2001237","type":"journal-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T18:56:47Z","timestamp":1224701807000},"page":"1521-1534","source":"Crossref","is-referenced-by-count":29,"title":["GlitchLess: Dynamic Power Minimization in FPGAs Through Edge Alignment and Glitch Filtering"],"prefix":"10.1109","volume":"16","author":[{"given":"Julien","family":"Lamoureux","sequence":"first","affiliation":[]},{"given":"Guy G. F.","family":"Lemieux","sequence":"additional","affiliation":[]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"758","DOI":"10.1145\/277044.277235","article-title":"Finite state machine decomposition for low power","author":"monteiro","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266194"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.974893"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968297"},{"key":"ref14","first-page":"719","article-title":"The impact of pipelining on energy per operation in field-programmable gate arrays","author":"wilton","year":"2004","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref15","first-page":"324","article-title":"Using Negative edge triggered FFs to reduce glitching power in FPGA circuits","author":"czajkowski","year":"2007","journal-title":"Proc Des Autom Conf (DAC)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580087"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.845895"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.775632"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055155"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.53"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117216"},{"key":"ref5","first-page":"145","article-title":"A dual-Vdd low power FPGA architecture","author":"gayasen","year":"2004","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"},{"key":"ref8","author":"anderson","year":"2005","journal-title":"Power optimization and prediction techniques for FPGAs"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2005.023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568543"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/1117201.1117203","article-title":"A 90 nm low-power FPGA for battery-powered applications","author":"tuan","year":"2006","journal-title":"Proc ACM Int Symp Field-Program Gate Arrays (FPGA)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216946"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1059876.1059881"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/4655424\/04655622.pdf?arnumber=4655622","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,20]],"date-time":"2023-05-20T17:19:04Z","timestamp":1684603144000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4655622\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":20,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2008.2001237","relation":{},"ISSN":["1063-8210"],"issn-type":[{"value":"1063-8210","type":"print"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}