{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,1]],"date-time":"2026-05-01T14:16:43Z","timestamp":1777645003092,"version":"3.51.4"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Parallel Distrib. Syst."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tpds.2010.194","type":"journal-article","created":{"date-parts":[[2010,11,18]],"date-time":"2010-11-18T21:12:13Z","timestamp":1290114733000},"page":"1135-1141","source":"Crossref","is-referenced-by-count":28,"title":["Nonnegative Tensor Factorization Accelerated Using GPGPU"],"prefix":"10.1109","volume":"22","author":[{"given":"J","family":"Antikainen","sequence":"first","affiliation":[]},{"given":"J","family":"Havel","sequence":"additional","affiliation":[]},{"given":"R","family":"Josth","sequence":"additional","affiliation":[]},{"given":"A","family":"Herout","sequence":"additional","affiliation":[]},{"given":"P","family":"Zemcik","sequence":"additional","affiliation":[]},{"given":"M","family":"Hauta-Kasari","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2008.4761281"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.csda.2006.11.006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/0470845899"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71629-7_31"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-6377(99)00074-7"},{"key":"ref6","volume-title":"Khronos OpenCL Working Group. \u201cThe OpenCL Specification,\u201d","year":"2009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.3182\/20091014-3-cl-4011.00026"},{"key":"ref8","article-title":"Optimizing Parallel Reduction in CUDA","author":"Harris","year":"2010"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCV.2005.228"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73040-8_34"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/11679363_77"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.neuroimage.2005.08.005"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.2352\/cgiv.2010.5.1.art00044"},{"key":"ref14","year":"2008","journal-title":"NVIDIA CUDA Programming Guide 2.0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1366\/000370208783575618"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/0470012110"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IMTC.2004.1351542"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01973-9_45"}],"container-title":["IEEE Transactions on Parallel and Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/71\/5772147\/05629330.pdf?arnumber=5629330","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T05:58:02Z","timestamp":1741845482000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5629330\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":18,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tpds.2010.194","relation":{},"ISSN":["1045-9219"],"issn-type":[{"value":"1045-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}