{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T04:12:58Z","timestamp":1759637578523},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2012,8,1]],"date-time":"2012-08-01T00:00:00Z","timestamp":1343779200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE\/ACM Trans. Networking"],"published-print":{"date-parts":[[2012,8]]},"DOI":"10.1109\/tnet.2011.2171360","type":"journal-article","created":{"date-parts":[[2011,10,24]],"date-time":"2011-10-24T20:22:50Z","timestamp":1319487770000},"page":"1040-1053","source":"Crossref","is-referenced-by-count":6,"title":["DRAM-Based Statistics Counter Array Architecture With Performance Guarantee"],"prefix":"10.1109","volume":"20","author":[{"given":"Hao","family":"Wang","sequence":"first","affiliation":[]},{"given":"Haiquan","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Bill","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Xu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1080\/01621459.1963.10500830"},{"key":"ref38","author":"graham","year":"1994","journal-title":"Concrete Mathematics A Foundation for Computer Science"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPSR.2005.1503183"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021601"},{"key":"ref31","author":"patterson","year":"1996","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1453175.1453183"},{"key":"ref37","author":"muller","year":"2002","journal-title":"Comparison Methods for Stochastic Models and Risks"},{"key":"ref36","author":"marshall","year":"1979","journal-title":"Inequalities Theory of Majorization and Its Applications"},{"key":"ref35","author":"ross","year":"1995","journal-title":"Low-Density Parity-Check Codes"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511814075"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477956"},{"key":"ref40","year":"0","journal-title":"Intel Lynnfield processor"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.2010.57"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.2000.892082"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1298306.1298345"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744337"},{"key":"ref15","first-page":"301","article-title":"Reducing DRAM latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"Proc HPCA-5"},{"key":"ref16","first-page":"417","article-title":"Improving power and data efficiency with threaded memory modules","author":"ware","year":"2006","journal-title":"Proc IEEE ICCD"},{"key":"ref17","author":"ware","year":"2005","journal-title":"Micro-threaded row and column operations in a DRAM core"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"ref19","year":"2005","journal-title":"XDR datasheet"},{"key":"ref28","author":"iyer","year":"2002","journal-title":"Designing buffers for router line cards"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1140103.1140314"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2008.2008646"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/885651.781060"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/359619.359627"},{"key":"ref29","first-page":"38","article-title":"Block-based packet buffer with deterministic packet departures","author":"wang","year":"2010","journal-title":"Proc 11th HPSR"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2004.1378029"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2007.249"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1269899.1254903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.988692"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1384529.1375472"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1882486.1882512"},{"key":"ref20","year":"2008","journal-title":"XDR-2 datasheet"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.spa.2005.11.003"},{"key":"ref21","year":"2006","journal-title":"Intel IXP 465 network processor product brief"},{"key":"ref24","author":"semeria","year":"2001","journal-title":"Juniper Networks Solutions for Network accounting"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1015467.1015495"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2010.5461971"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/633025.633056"}],"container-title":["IEEE\/ACM Transactions on Networking"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/90\/6268389\/06056589.pdf?arnumber=6056589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:44Z","timestamp":1633909964000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6056589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,8]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tnet.2011.2171360","relation":{},"ISSN":["1063-6692","1558-2566"],"issn-type":[{"value":"1063-6692","type":"print"},{"value":"1558-2566","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,8]]}}}