{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:32Z","timestamp":1759146452341},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/test.2001.966716","type":"proceedings-article","created":{"date-parts":[[2002,11,13]],"date-time":"2002-11-13T21:20:35Z","timestamp":1037222435000},"page":"924-931","source":"Crossref","is-referenced-by-count":30,"title":["IS-FPGA : a new symmetric FPGA architecture with implicit scan"],"prefix":"10.1109","author":[{"given":"M.","family":"Renovell","sequence":"first","affiliation":[]},{"given":"P.","family":"Faure","sequence":"additional","affiliation":[]},{"given":"J.M.","family":"Portal","sequence":"additional","affiliation":[]},{"given":"J.","family":"Figueras","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873782"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893644"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761193"},{"journal-title":"Xilinx \ufffdThe Programmable Logic Data Book\ufffd","year":"1994","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643965"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619399"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510892"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743311"},{"key":"3","doi-asserted-by":"crossref","first-page":"107","DOI":"10.1109\/FPGA.1996.242437","article-title":"evaluation of fpga resources for built-in self-test of programmable logic blocks","author":"stroud","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2742-8"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","author":"brown","year":"1992","journal-title":"Field-Programmable Gate Arrays"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1999.810776"},{"key":"7","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/FPGA.1996.242436","article-title":"diagnosing programmable interconnect systems for fpgas","author":"lombardi","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600278"},{"key":"5","first-page":"1037","article-title":"Detection of bridging faults in logic resources of configurable FPGAs using IDDQ","author":"zhao","year":"1998","journal-title":"International Test Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743180"},{"key":"9","article-title":"Minimal sets of test configurations for the logic cells of XILINX, ALTERA and LUCENT FPGAs","author":"renovell","year":"2000","journal-title":"IEEE DDECS conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1996.555139"}],"event":{"name":"International Test Conference","acronym":"TEST-01","location":"Baltimore, MD, USA"},"container-title":["Proceedings International Test Conference 2001 (Cat. No.01CH37260)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7640\/20866\/00966716.pdf?arnumber=966716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T14:59:20Z","timestamp":1497538760000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/966716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2001.966716","relation":{},"subject":[]}}