{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:42:00Z","timestamp":1761561720956},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T00:00:00Z","timestamp":1354320000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2012,12]]},"DOI":"10.1109\/tcsii.2012.2231017","type":"journal-article","created":{"date-parts":[[2013,1,29]],"date-time":"2013-01-29T19:01:51Z","timestamp":1359486111000},"page":"863-867","source":"Crossref","is-referenced-by-count":8,"title":["A 0.33-V, 500-kHz, 3.94-$\\mu\\hbox{W}$ 40-nm 72-Kb 9T Subthreshold SRAM With Ripple Bit-Line Structure and Negative Bit-Line Write-Assist"],"prefix":"10.1109","volume":"59","author":[{"given":"Chien-Yu","family":"Lu","sequence":"first","affiliation":[]},{"given":"Ming-Hsien","family":"Tu","sequence":"additional","affiliation":[]},{"given":"Hao-I","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Ya-Ping","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Huan-Shun","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Yuh-Jiun","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Kuen-Di","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Yung-Shin","family":"Kao","sequence":"additional","affiliation":[]},{"given":"Ching-Te","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"Shyh-Jye","family":"Jou","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032493"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914328"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915499"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2055169"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071690"},{"key":"ref17","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"Proc VLSI Symp Circuits"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042086"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2187474"},{"key":"ref28","first-page":"46","article-title":"A 0.7 V single-supply SRAM with 0.495 <ref_formula><tex Notation=\"TeX\">$\\hbox{um}^{2}$<\/tex><\/ref_formula> cell in 65 nm technology utilizing self-write-back sense amplifier and cascaded bit line scheme","author":"kushida","year":"2008","journal-title":"Proc IEEE VLSI Symp Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091321"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2007.4547603"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2020201"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2085970"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2011972"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102571"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164009"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2015312"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2010.5488826"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2011603"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"456","DOI":"10.1109\/TVLSI.2007.915455","article-title":"A high-speed variation-tolerant interconnect technique for sub-threshold circuits using capacitive boosting","volume":"16","author":"kil","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6424017\/06423268.pdf?arnumber=6423268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:44:22Z","timestamp":1638218662000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6423268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,12]]},"references-count":28,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2012.2231017","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,12]]}}}