{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T10:29:00Z","timestamp":1648895340172},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2012,9,1]],"date-time":"2012-09-01T00:00:00Z","timestamp":1346457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Circuits Syst. II"],"published-print":{"date-parts":[[2012,9]]},"DOI":"10.1109\/tcsii.2012.2208668","type":"journal-article","created":{"date-parts":[[2012,8,27]],"date-time":"2012-08-27T18:07:54Z","timestamp":1346090874000},"page":"558-562","source":"Crossref","is-referenced-by-count":2,"title":["Rail-to-Rail Input Pipelined ADC Incorporating Multistage Signal Mapping"],"prefix":"10.1109","volume":"59","author":[{"given":"Naga","family":"Sasidhar","sequence":"first","affiliation":[]},{"given":"David","family":"Gubbins","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]},{"given":"Un-Ku","family":"Moon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"282","article-title":"A 10-b 125 MS\/s 40 mW pipelined ADC in 0.18 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex><\/ref_formula> CMOS","author":"yoshioka","year":"2005","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"842","article-title":"A 15 mW 0.2- <ref_formula><tex Notation=\"TeX\">$\\hbox{mm}^{2}$<\/tex><\/ref_formula> 10-bit 50 MS\/s ADC with wide input range","author":"choi","year":"2006","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"244","article-title":"A 1.9 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{W}$<\/tex><\/ref_formula> 4.4 fJ\/conversion-step 10b 1 MS\/s charge-redistribution ADC","author":"van elzakker","year":"2008","journal-title":"Proc IEEE ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.557628"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"2669","DOI":"10.1109\/JSSC.2006.884231","article-title":"A 6-bit 600-MS\/s 5.3-mW Asynchronous ADC in 0.13- <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{m}$<\/tex> <\/ref_formula> CMOS process","volume":"41","author":"chen","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006312"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"2688","DOI":"10.1109\/JSSC.2007.908760","article-title":"A 10-bit 205-MS\/s 1.0- <ref_formula><tex Notation=\"TeX\">$\\hbox{mm}^{2}$<\/tex><\/ref_formula> 90-nm CMOS pipeline ADC for flat panel display applications","volume":"42","author":"lee","year":"2007","journal-title":"IEEE J Solid-State Circuits"}],"container-title":["IEEE Transactions on Circuits and Systems II: Express Briefs"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8920\/6299017\/06287564.pdf?arnumber=6287564","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:02Z","timestamp":1633909862000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6287564\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,9]]},"references-count":7,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcsii.2012.2208668","relation":{},"ISSN":["1549-7747","1558-3791"],"issn-type":[{"value":"1549-7747","type":"print"},{"value":"1558-3791","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,9]]}}}