{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:00:23Z","timestamp":1740132023777,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002322","name":"CAPES","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004263","name":"FAPERGS","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/tcad.2016.2629451","type":"journal-article","created":{"date-parts":[[2016,11,17]],"date-time":"2016-11-17T14:55:26Z","timestamp":1479394526000},"page":"1483-1496","source":"Crossref","is-referenced-by-count":2,"title":["Transistor Count Optimization in IG FinFET Network Design"],"prefix":"10.1109","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4334-1174","authenticated-orcid":false,"given":"Vinicius N.","family":"Possani","sequence":"first","affiliation":[]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[]},{"given":"Felipe S.","family":"Marques","sequence":"additional","affiliation":[]},{"given":"Leomar S.","family":"da Rosa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2460377"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059012"},{"article-title":"SIS: A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2010.5647772"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2008.02.011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2013.6644862"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410764"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-012-9874-z"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-2821-6"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2013.2260816"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.856191"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2176309"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SMICND.2007.4519636"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/EE.1938.6431064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896320"},{"key":"ref8","first-page":"50","article-title":"Independent-gate FinFET circuit design methodology","volume":"37","author":"wang","year":"2010","journal-title":"Int J Comput Sci"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.881052"},{"key":"ref2","first-page":"1","author":"colinge","year":"2008","journal-title":"FinFETs and Other Multi-Gate Transistors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097310"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.918235"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2227850"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742093"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2009633"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2156435"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.74"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2040094"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/8013181\/07747482.pdf?arnumber=7747482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:41:17Z","timestamp":1641987677000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7747482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":30,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2016.2629451","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}