{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:50:54Z","timestamp":1749271854134,"version":"3.37.3"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001665","name":"Agence Nationale de la Recherche","doi-asserted-by":"publisher","award":["ANR-11-LABX-0040"],"award-info":[{"award-number":["ANR-11-LABX-0040"]}],"id":[{"id":"10.13039\/501100001665","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2023,1,1]]},"DOI":"10.1109\/tc.2022.3200000","type":"journal-article","created":{"date-parts":[[2022,9,8]],"date-time":"2022-09-08T19:48:42Z","timestamp":1662666522000},"page":"183-195","source":"Crossref","is-referenced-by-count":5,"title":["MINOTAuR: A Timing Predictable RISC-V Core Featuring Speculative Execution"],"prefix":"10.1109","volume":"72","author":[{"given":"Alban","family":"Gruin","sequence":"first","affiliation":[{"name":"IRIT - Univ. Toulouse 3 - CNRS, Toulouse, France"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1411-1030","authenticated-orcid":false,"given":"Thomas","family":"Carle","sequence":"additional","affiliation":[{"name":"IRIT - Univ. Toulouse 3 - CNRS, Toulouse, France"}]},{"given":"Christine","family":"Rochange","sequence":"additional","affiliation":[{"name":"IRIT - Univ. Toulouse 3 - CNRS, Toulouse, France"}]},{"given":"Hugues","family":"Casse","sequence":"additional","affiliation":[{"name":"IRIT - Univ. Toulouse 3 - CNRS, Toulouse, France"}]},{"given":"Pascal","family":"Sainrat","sequence":"additional","affiliation":[{"name":"IRIT - Univ. Toulouse 3 - CNRS, Toulouse, France"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2018.00060"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-019-09341-z"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-23506-6_14"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2752801.2752805"},{"article-title":"On static execution-time analysis: Compositionality, pipeline abstraction, and predictable hardware","year":"2018","author":"hahn","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378622"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2010.5757922"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1999.818824"},{"key":"ref18","first-page":"5:1","article-title":"A survey on static cache analysis for real-time systems","volume":"3","author":"lv","year":"2016","journal-title":"Leibniz Transactions on Embedded Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323489"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2006.1649563"},{"key":"ref3","first-page":"1","article-title":"Time-critical computing on a single-chip massively parallel processor","author":"de dinechin","year":"2014","journal-title":"Proc Des Autom Test Europe Conf Exhib"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref6","first-page":"1","article-title":"Timing anomalies reloaded","author":"gebhard","year":"2010","journal-title":"Proc 10th Int Workshop Worst-Case Execution Time Anal"},{"key":"ref5","first-page":"2:1","article-title":"TACLeBench: A benchmark collection to support worst-case execution time research","author":"falk","year":"2016","journal-title":"Proc 16th Int Workshop Worst-Case Execution Time Anal"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS52674.2021.00043"},{"article-title":"GitLab repository for MINOTAuR sources and experiments","year":"0","author":"gruin","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2560033"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2997465.2997471"},{"key":"ref1","first-page":"2:1","article-title":"Formal executable models for automatic detection of timing anomalies","author":"asavoae","year":"2018","journal-title":"Proc 18th Int Workshop Worst-Case Execution Time Anal"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2018.2794204"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.04.002"},{"key":"ref21","article-title":"A definition and classification of timing anomalies","author":"reineke","year":"2006","journal-title":"Proc 6th Int Workshop Worst-Case Execution Time Anal"},{"year":"0","key":"ref24","article-title":"CVA6-softcore-contest"},{"key":"ref23","first-page":"11","article-title":"Towards a time-predictable dual-issue microprocessor: The patmos approach","author":"schoeberl","year":"2011","journal-title":"Proc Workshop Bringing Theory Practice Predictability Perform Embedded Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00042"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/QSIC.2005.49"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/12\/9984045\/09882041.pdf?arnumber=9882041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,9]],"date-time":"2023-01-09T21:12:57Z","timestamp":1673298777000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9882041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,1]]},"references-count":27,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tc.2022.3200000","relation":{},"ISSN":["0018-9340","1557-9956","2326-3814"],"issn-type":[{"type":"print","value":"0018-9340"},{"type":"electronic","value":"1557-9956"},{"type":"electronic","value":"2326-3814"}],"subject":[],"published":{"date-parts":[[2023,1,1]]}}}