{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:24:52Z","timestamp":1759332292254,"version":"3.38.0"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2005,6,1]],"date-time":"2005-06-01T00:00:00Z","timestamp":1117584000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput."],"published-print":{"date-parts":[[2005,6]]},"DOI":"10.1109\/tc.2005.92","type":"journal-article","created":{"date-parts":[[2005,7,6]],"date-time":"2005-07-06T22:53:05Z","timestamp":1120690385000},"page":"672-683","source":"Crossref","is-referenced-by-count":38,"title":["Clustered Loop Buffer Organization for Low Energy VLIW Embedded Processors"],"prefix":"10.1109","volume":"54","author":[{"given":"M.","family":"Jayapala","sequence":"first","affiliation":[]},{"given":"F.","family":"Barat","sequence":"additional","affiliation":[]},{"given":"T.V.","family":"Aa","sequence":"additional","affiliation":[]},{"given":"F.","family":"Catthoor","sequence":"additional","affiliation":[]},{"given":"H.","family":"Corporaal","sequence":"additional","affiliation":[]},{"given":"G.","family":"Deconinck","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.844333"},{"journal-title":"Texas Instruments Inc., TMS320C6000 Power Consumption Sum-mary","year":"1999","key":"ref2"},{"key":"ref3","first-page":"110","article-title":"A Power Modeling and Estimation Framework for VLIW-Based Embedded System","volume":"3","author":"Benini","year":"2002","journal-title":"ST J. System Research"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.645068"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1999.799454"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.4"},{"article-title":"Architectural and Compiler Support for Energy Reduction in the Memory Hierarchy of High Performance Microprocessors","volume-title":"Proc. Int\u2019l Symp. Low Power Electronic Design (ISLPED)","author":"Bellas","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991124"},{"volume-title":"Texas Instruments Inc., TMS320C6000 CPU and Instruction Set Reference Guide","year":"2000","key":"ref9"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998418"},{"volume-title":"Trimaran: An Infrastructure for Research in Instruction-Level Paralle-lism","year":"1999","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref13","first-page":"83","article-title":"Wattch: A Framework for Architectural-Level Power Analysis and Optimizations","volume-title":"Proc. 27th Int\u2019l Symp. Computer Architecture (ISCA)","author":"Brooks"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.642815"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874029"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1109\/ICVD.1998.646575","article-title":"Extensions to Programmable DSP Architectures for Reduced Power Dissipation","volume-title":"Proc. VLSI Design","author":"Mahendale"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126602000501"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313927"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.1999.814261"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337423"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/349214.349233"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998305"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840849"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968728"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref27","article-title":"Instruction-Processing Optimization Technique for VLSI Microprocessors","author":"Bunda","year":"1993","journal-title":"Univ. of Texas at Austin"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/12.822560"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955005"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878315"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106810"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781299"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566462"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945374"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.2247"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379051"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854391"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2000.898064"},{"issue":"4","key":"ref40","doi-asserted-by":"crossref","DOI":"10.1109\/40.782563","volume":"19","author":"Flynn","year":"1999","journal-title":"IEEE MICRO"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"article-title":"The Multiscalar Architecture","year":"1993","author":"Franklin","key":"ref42"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"}],"container-title":["IEEE Transactions on Computers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/12\/30760\/01461356.pdf?arnumber=1461356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T04:24:20Z","timestamp":1742185460000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1461356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,6]]},"references-count":43,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2005,6]]}},"URL":"https:\/\/doi.org\/10.1109\/tc.2005.92","relation":{},"ISSN":["0018-9340"],"issn-type":[{"type":"print","value":"0018-9340"}],"subject":[],"published":{"date-parts":[[2005,6]]}}}