{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:16:07Z","timestamp":1761988567598,"version":"3.44.0"},"reference-count":34,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/sc.companion.2012.93","type":"proceedings-article","created":{"date-parts":[[2013,4,15]],"date-time":"2013-04-15T14:45:29Z","timestamp":1366037129000},"page":"675-684","source":"Crossref","is-referenced-by-count":15,"title":["Improving Energy Efficiency through Parallelization and Vectorization on Intel Core i5 and i7 Processors"],"prefix":"10.1109","author":[{"given":"Juan M.","family":"Cebri\u00e1n","sequence":"first","affiliation":[{"name":"Dept. of Comput. & Inf. Sci. (IDI, NTNU, Trondheim, Norway"}]},{"given":"Lasse","family":"Natvig","sequence":"additional","affiliation":[{"name":"Dept. of Comput. & Inf. Sci. (IDI, NTNU, Trondheim, Norway"}]},{"given":"Jan Christian","family":"Meyer","sequence":"additional","affiliation":[{"name":"IT Dept., NTNU, Trondheim, Norway"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"Proceedings of the international symposium on Low power electronics and design"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545058"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544365"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"15","article-title":"Intrinsic iddq: Origins, reduction, and applications in deep sub-low-power cmos ic's","author":"keshavarzi","year":"1997","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"34","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/ISPASS.2012.6189208","article-title":"Comparing the power and performance of intel's scc to state-of-The-Art cpus and gpus","author":"totoni","year":"2012","journal-title":"Performance Analysis of Systems and Software IEEE International Symmposium on 0"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"13","first-page":"178","article-title":"Voltage and frequency control with adaptive reaction time in multiple-clock-domain processors","author":"wu","year":"2005","journal-title":"Proceedings of the 11th International Symposium on High-Performance Computer Architecture"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.56"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110213"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379016"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"journal-title":"Demystify Power Gating and Stop Leakage Cold Website","year":"0","author":"iyer","key":"20"},{"journal-title":"Technical Report Closing the Ninja Performance Gap Through Traditional Programming and Compiler Technology","year":"2012","author":"kim","key":"22"},{"journal-title":"Hpctoolkit Performance Measurement and Analysis for Supercomputers with Node-level Parallelism","year":"2010","author":"adhianto","key":"23"},{"key":"24","article-title":"Accelerating a parsec benchmark using portable subword simd","author":"ghose","year":"2011","journal-title":"CS 5220 Final Project Report"},{"journal-title":"Intel Technology Journal 11(3) Architectural Support for Fine-grained Parallelism on Multi-core Architectures","year":"2007","author":"kumar","key":"25"},{"journal-title":"Intel IntelR 64 and IA-32 Architectures Optimization Reference Manual","year":"2011","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898070"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.76"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-011-0194-9"},{"journal-title":"White Paper Intel Turbo Boost Technology in Intel Core Microarchitecture (Nehalem) Based Processors","year":"2008","author":"corporation","key":"3"},{"journal-title":"Intel IntelR 64 and IA-32 Architecture Software Development Manual","year":"2012","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.436"},{"key":"1","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1007\/s00450-011-0195-8"},{"journal-title":"Intel Avoiding AVX-SSE Transition Penalties","year":"2011","key":"7"},{"journal-title":"The Green 500-Ranking the World's Most Energy Efficient Supercomputers","year":"0","key":"6"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1113841.1113844"},{"journal-title":"Mont Blanc Project Website","year":"0","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"journal-title":"White Paper Intel Energy Checker How Green Is Your Software?","year":"2010","key":"4"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01721-6","author":"kaxiras","year":"2008","journal-title":"Computer Architecture Techniques for Power-Efficiency"},{"journal-title":"White Paper Intel Avx New Frontiers in Performance Improvements and Energy Efficiency","year":"2008","author":"firasta","key":"8"}],"event":{"name":"2012 SC Companion: High Performance Computing, Networking, Storage and Analysis (SCC)","start":{"date-parts":[[2012,11,10]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2012,11,16]]}},"container-title":["2012 SC Companion: High Performance Computing, Networking Storage and Analysis"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6494369\/6495777\/06495875.pdf?arnumber=6495875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:07:06Z","timestamp":1756235226000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6495875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/sc.companion.2012.93","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}